データシートサーチシステム |
|
M08035 データシート(PDF) 1 Page - M/A-COM Technology Solutions, Inc. |
|
M08035 データシート(HTML) 1 Page - M/A-COM Technology Solutions, Inc. |
1 / 49 page M08035, M08045 Data Sheet V1 MACOM ™ October 2014 080x5-DSH-001 M08035/M08045 SD, HD, 3G Multi-rate Reclocker Applications • Surveillance/CCTV Cameras • Industrial and Professional Cameras • Digital Video Recorders (DVR) • Video Mixers and Switchers • Digital Image Transmitter Devices • Distribution Amplifiers • Repeaters The M08035/M08045 are serial digital video reclockers with integrated trace equalization and automatic rate detect (ARD) circuitry. The M08035 operates at data rates of 270 Mbps and 1485 Mbps, while the M08045 operates at data rates of 270 Mbps, 1485 Mbps, and 2970 Mbps. The M08035/M08045 have an input jitter tolerance (IJT) of greater than 0.6 unit intervals (UI) and can provide retimed serial outputs with very low output jitter. The reclocker requires a single, external, 27 MHz crystal, which is used as the reference clock. It includes per lane input equalization for up to 40" of FR4 trace and two connectors in addition to output de-emphasis. These devices feature integrated supply regulators, allowing them to be powered from 1.2 V, 1.8 V, 2.5 V, or 3.3 V supply voltages. When operating at 1.2 V, they consume only 230 mW at 3G and HD. Furthermore, the power rails for the core, input, and output circuitry are electrically independent and as such may be connected to different voltage rails on the board. This feature enables the M08035/M08045 to be DC coupled to any upstream or downstream device regardless of its input/output voltage level. These devices may be configured by setting the internal registers though standard two-wire and four-wire interfaces. Limited configuration is also possible through hardware pin settings. The M08035/M08045 are offered in green and RoHS compliant, 6 mm x 6 mm, 40-pin QFN packages. M08035/M08045 Block Diagram IE IE IE IE SDOAN SDOAP SDOB/SCLKON SDOB/SCLKOP 4:1 Mux Reclocker SDI0N SDI0P SDI1N SDI1P SDI2N SDI2P SDI3N SDI3P 50Ω Buffer W/ DE 50Ω Buffer W/ DE Features • Greater than 0.6 UI Input Jitter Tolerance • Integrated 50 Ω input termination • Input equalization and output de-emphasis for 40" of FR4 trace • 230 mW power consumption (1.2 V operation) • Integrated regulators for multi-voltage operation (1.2 V - 3.3 V) • Electrically independent input, output, and core supply rails • Output enable/disable and configurable auto or manual bypass mode • Automatic and manual modes for rate indication and selection • Loss of Lock (LOL), Loss of Signal (LOS) and data rate Indication • Two-wire and four-wire serial interface programmability • Industrial operating temperature range (-40 °C to +85 °C) • Optional recovered serial clock output |
同様の部品番号 - M08035 |
|
同様の説明 - M08035 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |