SN74LV4051A

www.ti.com

SCLS428I – MAY 1999 – REVISED SEPTEMBER 2015

6.4 Thermal Information

SN74LV4051A

N (PDIP)

PW (TSSOP)

UNIT

16 PINS

16 PINS

Junction-to-ambient thermal resistance

54.8

111.3

°C/W

Junction-to-case (top) thermal resistance

42.1

45.3

°C/W

Junction-to-board thermal resistance

34.8

56.9

°C/W

Junction-to-top characterization parameter

26.9

5.4

°C/W

Junction-to-board characterization parameter

34.7

56.3

°C/W

(1)

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

38

180

2.3 V

225

30

150

ON-state

3 V

Ω

switch resistance

190

(see Figure 2)

22

75

4.5 V

100

113

500

2.3 V

600

54

180

Peak ON-state

3 V

Ω

resistance

225

31

100

4.5 V

125

2.1

30

2.3 V

40

Difference in

1.4

20

ON-state resistance

3 V

Ω

30

between switches

1.3

15

4.5 V

20

±0.1

0 to

Control input current

μA

5.5 V

±1

±0.1

OFF-state switch

5.5 V

μA

leakage current

±1

(see Figure 3)

±0.1

ON-state switch leakage

5.5 V

μA

current

±1

(see Figure 4)

Supply current

5.5 V

20

μA

Control input

f = 10 MHz

3.3 V

2

pF

capacitance

Common terminal

3.3 V

23.4

pF

capacitance

Switch terminal

3.3 V

5.7

pF

capacitance

Feedthrough

3.3 V

0.5

pF

capacitance

Copyright © 1999–2015, Texas Instruments Incorporated

Submit Documentation Feedback

5

Product Folder Links: SN74LV4051A