データシートサーチシステム |
|
ADuM3150BRSZ-RL7 データシート(PDF) 5 Page - Analog Devices |
|
ADuM3150BRSZ-RL7 データシート(HTML) 5 Page - Analog Devices |
5 / 21 page Data Sheet ADuM3150 ELECTRICAL CHARACTERISTICS—3.3 V OPERATION All typical specifications are at TA = 25°C and VDD1 = VDD2 = 3.3 V. Minimum and maximum specifications apply over the entire recommended operation range: 3.0 V ≤ VDD1 ≤ 3.6 V, 3.0 V ≤ VDD2 ≤ 3.6 V, and −40°C ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted. Table 4. Switching Specifications Parameter Symbol A Grade B Grade Unit Test Conditions/Comments Min Typ Max Min Typ Max MCLK, MO, SO SPI Clock Rate SPIMCLK 8.3 12.5 MHz Data Rate Fast (MO, SO) DRFAST 40 40 Mbps Within PWD limit Propagation Delay tPHL, tPLH 30 20 ns 50% input to 50% output Pulse Width PW 12.5 12.5 ns Within PWD limit Pulse Width Distortion PWD 3 3 ns |tPLH − tPHL| Codirectional Channel Matching1 tPSKCD 3 3 ns Jitter, High Speed JHS 1 1 ns MSS Data Rate Fast DRFAST 40 40 Mbps Within PWD limit Propagation Delay tPHL, tPLH 30 30 ns 50% input to 50% output Pulse Width PW 12.5 12.5 ns Within PWD limit Pulse Width Distortion PWD 3 3 ns |tPLH − tPHL| Setup Time2 MSSSETUP 1.5 10 ns Jitter, High Speed JHS 1 1 ns DCLK Data Rate 40 40 MHz Propagation Delay tPHL, tPLH 60 40 ns tPMCLK + tPSO + 3 ns Pulse Width Distortion PWD 3 3 ns |tPLH − tPHL| Pulse Width PW 12 12 ns Within PWD limit Clock Delay Error DCLKERR −4 +2.4 +9 −3 +2.5 +8 ns tPDCLK − (tPMCLK + tPSO) Jitter JDCLK 1 1 ns VIA, VIB Data Rate Slow DRSLOW 250 250 kbps Within PWD limit Propagation Delay tPHL, tPLH 0.1 2.6 0.1 2.6 µs 50% input to 50% output Pulse Width PW 4 4 µs Within PWD limit Jitter, Low Speed JLS 2.5 2.5 µs VIx3 Minimum Input Skew4 tVIx SKEW 10 10 ns 1 Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. 2 The MSS signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that MSS reaches the output ahead of another fast signal, set up MSS prior to the competing signal by different times depending on speed grade. 3 VIx = VIA or VIB. 4 An internal asynchronous clock, not available to users, samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least 1 tVIx SKEW time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output. Rev. A | Page 5 of 21 |
同様の部品番号 - ADuM3150BRSZ-RL7 |
|
同様の説明 - ADuM3150BRSZ-RL7 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |