データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS8900A-CQ データシート(PDF) 4 Page - Cirrus Logic

部品番号 CS8900A-CQ
部品情報  Crystal LAN ??ISA Ethernet Controller
Download  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8900A-CQ データシート(HTML) 4 Page - Cirrus Logic

  CS8900A-CQ Datasheet HTML 1Page - Cirrus Logic CS8900A-CQ Datasheet HTML 2Page - Cirrus Logic CS8900A-CQ Datasheet HTML 3Page - Cirrus Logic CS8900A-CQ Datasheet HTML 4Page - Cirrus Logic CS8900A-CQ Datasheet HTML 5Page - Cirrus Logic CS8900A-CQ Datasheet HTML 6Page - Cirrus Logic CS8900A-CQ Datasheet HTML 7Page - Cirrus Logic CS8900A-CQ Datasheet HTML 8Page - Cirrus Logic CS8900A-CQ Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 128 page
background image
4
DS271PP3
CS8900A
Crystal LAN™ ISA Ethernet Controller
CIRRUS LOGIC PRODUCT DATA SHEET
3.10.4 Interface Selection ................................................................................................................... 35
3.10.4.1 10BASE-T Only .............................................................................................................. 35
3.10.4.2 AUI Only ......................................................................................................................... 35
3.10.4.3 Auto-Select ..................................................................................................................... 35
3.11 10BASE-T Transceiver...................................................................................................................... 35
3.11.1 10BASE-T Filters ..................................................................................................................... 35
3.11.2 Transmitter............................................................................................................................... 36
3.11.3 Receiver................................................................................................................................... 36
3.11.3.1 Squelch Circuit ............................................................................................................... 36
3.11.3.2 Extended Range............................................................................................................. 36
3.11.4 Link Pulse Detection ................................................................................................................ 36
3.11.5 Receive Polarity Detection and Correction .............................................................................. 37
3.11.6 Collision Detection ................................................................................................................... 37
3.12 Attachment Unit Interface (AUI) ........................................................................................................ 37
3.12.1 AUI Transmitter........................................................................................................................ 37
3.12.2 AUI Receiver............................................................................................................................ 38
3.12.3 Collision Detection ................................................................................................................... 38
3.13 External Clock Oscillator ................................................................................................................... 38
4.0 PACKETPAGE ARCHITECTURE ............................................................................................................ 39
4.1 PacketPage Overview ......................................................................................................................... 39
4.1.1 Integrated Memory..................................................................................................................... 39
4.1.2 Bus Interface Registers ............................................................................................................. 39
4.1.3 Status and Control Registers ..................................................................................................... 39
4.1.4 Initiate Transmit Registers ......................................................................................................... 39
4.1.5 Address Filter Registers............................................................................................................. 39
4.1.6 Receive and Transmit Frame Locations .................................................................................... 39
4.2 PacketPage Memory Map ................................................................................................................... 40
4.3 Bus Interface Registers ....................................................................................................................... 42
4.3.1 Product Identification Code ....................................................................................................... 42
4.3.2 I/O Base Address ...................................................................................................................... 42
4.3.3 Interrupt Number ....................................................................................................................... 43
4.3.4 DMA Channel Number .............................................................................................................. 43
4.3.5 DMA Start of Frame .................................................................................................................. 44
4.3.6 DMA Frame Count ................................................................................................................... 44
4.3.7 RxDMA Byte Count .................................................................................................................. 44
4.3.8 Memory Base Address .............................................................................................................. 44
4.3.9 Boot PROM Base Address ....................................................................................................... 45
4.3.10 Boot PROM Address Mask ..................................................................................................... 45
4.3.11 EEPROM Command ............................................................................................................... 46
4.3.12 EEPROM Data ........................................................................................................................ 46
4.3.13 Receive Frame Byte Counter .................................................................................................. 46
4.4 Status and Control Registers .............................................................................................................. 47
4.4.1 Configuration and Control Registers.......................................................................................... 47
4.4.2 Status and Event Registers ....................................................................................................... 47
4.4.3 Status and Control Bit Definitions .............................................................................................. 47
4.4.3.1 Act-Once Bits ................................................................................................................... 48
4.4.3.2 Temporal Bits ................................................................................................................... 48
4.4.3.3 Interrupt Enable Bits and Events...................................................................................... 48
4.4.3.4 Accept Bits ....................................................................................................................... 48
4.4.4 Status and Control Register Summary ......................................................................................49
4.4.5 Register 0: Interrupt Status Queue .......................................................................................... 52
4.4.6 Register 3: Receiver Configuration .......................................................................................... 53
4.4.7 Register 4: Receiver Event ...................................................................................................... 54


同様の部品番号 - CS8900A-CQ

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS8900A-CQ CIRRUS-CS8900A-CQ Datasheet
2Mb / 137P
   Crystal LAN TM ISA Ethernet Controller
CS8900A-CQ CIRRUS-CS8900A-CQ Datasheet
2Mb / 138P
   Crystal LAN ??ISA Ethernet Controller
logo
List of Unclassifed Man...
CS8900A-CQ ETC2-CS8900A-CQ Datasheet
2Mb / 31P
   SEMICONDUCTORS
logo
Cirrus Logic
CS8900A-CQ3 CIRRUS-CS8900A-CQ3 Datasheet
2Mb / 137P
   Crystal LAN TM ISA Ethernet Controller
CS8900A-CQ3 CIRRUS-CS8900A-CQ3 Datasheet
2Mb / 138P
   Crystal LAN ??ISA Ethernet Controller
More results

同様の説明 - CS8900A-CQ

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS8900A CIRRUS-CS8900A_07 Datasheet
2Mb / 138P
   Crystal LAN ??ISA Ethernet Controller
CS8900A CIRRUS-CS8900A_01 Datasheet
2Mb / 137P
   Crystal LAN TM ISA Ethernet Controller
CS8920A CIRRUS-CS8920A Datasheet
1Mb / 144P
   CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER
logo
Advanced Micro Devices
AM79C960 AMD-AM79C960 Datasheet
814Kb / 127P
   PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961 AMD-AM79C961 Datasheet
1Mb / 173P
   PCnetTM-ISA Jumperless Single-Chip Ethernet Controller for ISA
logo
Davicom Semiconductor, ...
DM9008F DAVICOM-DM9008F Datasheet
34Kb / 2P
   ISA/Plug & Play Super Ethernet Controller
logo
Intel Corporation
82595FX INTEL-82595FX Datasheet
643Kb / 54P
   ISA BUS HIGH INTEGRATION ETHERNET CONTROLLER
82595TX INTEL-82595TX Datasheet
709Kb / 59P
   ISA/PCMCIA HIGH INTEGRATION ETHERNET CONTROLLER
logo
List of Unclassifed Man...
TC5299J ETC1-TC5299J Datasheet
340Kb / 32P
   FAST ETHERNET PCMCIA LAN CONTROLLER
logo
InnovASIC, Inc
IA186ES INNOVASIC-IA186ES Datasheet
94Kb / 19P
   PCI FAST ETHERNET LAN CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com