データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DM54L74W データシート(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 DM54L74W
部品情報  Dual Positive-Edge-Triggered D Flip-Flops
Download  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

DM54L74W データシート(HTML) 3 Page - National Semiconductor (TI)

  DM54L74W Datasheet HTML 1Page - National Semiconductor (TI) DM54L74W Datasheet HTML 2Page - National Semiconductor (TI) DM54L74W Datasheet HTML 3Page - National Semiconductor (TI) DM54L74W Datasheet HTML 4Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 3 / 4 page
background image
Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 1)
VOH
High Level Output
VCC e Min IOH e Max
24
33
V
Voltage
VIL e Max VIH e Min
VOL
Low Level Output
VCC e Min IOL e Max
015
03
V
Voltage
VIL e Max VIH e Min
II
Input Current
Max
VCC e Max
D
100
Input Voltage
VI e 55V
Clear
300
m
A
Preset
200
Clock
200
IIH
High Level Input
VCC e Max
D
10
Current
VI e 24V
Clear
30
m
A
Preset
20
Clock
20
IIL
Low Level Input
VCC e Max
D
b
018
Current
VI e 03V
Clear
b
036
mA
Preset
b
018
Clock
b
036
IOS
Short Circuit
VCC e Max
b
3
b
15
mA
Output Current
ICC
Supply Current
VCC e Max (Note 2)
16
3
mA
Note 1
All typicals are at VCC e 5V TA e 25 C
Note 2
With all outputs open ICC is measured with the Q and Q outputs high in turn At the time of measurement the clock input is grounded
Switching Characteristics at VCC e 5V and TA e 25 C (See Section 1 for Test Waveforms and Output Load)
Symbol
Parameter
From (Input)
RL e 4kX CL e 50 pF
Units
To (Output)
Min
Max
fMAX
Maximum Clock Frequency
6
MHz
tPLH
Propagation Delay Time
Preset
60
ns
Low to High Level Output
to Q
tPHL
Propagation Delay Time
Preset
120
ns
High to Low Level Output
to Q
tPLH
Propagation Delay Time
Clear
60
ns
Low to High Level Output
to Q
tPHL
Propagation Delay Time
Clear
120
ns
High to Low Level Output
to Q
tPLH
Propagation Delay Time
Clock to
10
90
ns
Low to High Level Output
Q or Q
tPHL
Propagation Delay Time
Clock to
10
120
ns
High to Low Level Output
Q or Q
3


同様の部品番号 - DM54L74W

メーカー部品番号データシート部品情報
logo
National Semiconductor ...
DM54L72 NSC-DM54L72 Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
DM54L72J NSC-DM54L72J Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
DM54L72W NSC-DM54L72W Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
DM54L73 NSC-DM54L73 Datasheet
88Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54L73J NSC-DM54L73J Datasheet
88Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
More results

同様の説明 - DM54L74W

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN54LV74A TI-SN54LV74A Datasheet
444Kb / 16P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Potato Semiconductor Co...
PO74G74A POTATO-PO74G74A_14 Datasheet
1Mb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Texas Instruments
SN54LV74 TI1-SN54LV74_10 Datasheet
148Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54HC74 TI1-SN54HC74_15 Datasheet
164Kb / 15P
[Old version datasheet]   Dual D-Type Positive-Edge-Triggered Flip-Flops
SN54AC74 TI1-SN54AC74_15 Datasheet
1Mb / 22P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74 TI-SN54LV74 Datasheet
137Kb / 7P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV74A-EP TI1-SN74LV74A-EP Datasheet
506Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74A TI1-SN54LV74A_15 Datasheet
1Mb / 31P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops
CD54AC74 TI1-CD54AC74_14 Datasheet
686Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
CD54ACT74 TI1-CD54ACT74_14 Datasheet
887Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
More results


Html Pages

1 2 3 4


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com