データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74ACT11112DR データシート(PDF) 1 Page - Texas Instruments

部品番号 74ACT11112DR
部品情報  DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

74ACT11112DR データシート(HTML) 1 Page - Texas Instruments

  74ACT11112DR Datasheet HTML 1Page - Texas Instruments 74ACT11112DR Datasheet HTML 2Page - Texas Instruments 74ACT11112DR Datasheet HTML 3Page - Texas Instruments 74ACT11112DR Datasheet HTML 4Page - Texas Instruments 74ACT11112DR Datasheet HTML 5Page - Texas Instruments 74ACT11112DR Datasheet HTML 6Page - Texas Instruments 74ACT11112DR Datasheet HTML 7Page - Texas Instruments 74ACT11112DR Datasheet HTML 8Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
74ACT11112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP
WITH CLEAR AND PRESET
SCAS064A – D3339, JUNE 1989 – REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
© 1993, Texas Instruments Incorporated
2–1
Inputs Are TTL-Voltage Compatible
Fully Buffered to Offer Maximum Isolation
From External Disturbance
Flow-Through Architecture Optimizes
PCB Layout
Center-Pin V
CC and GND Configurations
Minimize High-Speed Switching Noise
EPICt (Enhanced-Performance Implanted
CMOS) 1-
mm Process
500-mA Typical Latch-Up Immunity at 125°C
Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
description
This device contains two independent J-K negative-edge-triggered flip-flops. A low level at the PRE or CLR
input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive
(high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the
negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to
the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed
without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying
J and K high.
The 74ACT11112 is characterized for operation from – 40
°C to 85°C.
FUNCTION TABLE
INPUTS
OUTPUTS
PRE
CLR
CLK
J
K
Q
Q
L
H
X
X
X
H
L
H
LX
X
X
L
H
L
LX
X
X
H{
H{
H
H
LL
Q0
Q0
H
H
HLH
L
H
H
LHL
H
H
H
H
H
TOGGLE
H
H
H
X
X
Q0
Q0
† This configuration is nonstable; that is, it will not
persist when either PRE or CLR returns to the
inactive (high) level.
D OR N PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1PRE
1Q
1Q
GND
2Q
2Q
2PRE
2J
1J
1K
1CLK
1CLR
VCC
2CLR
2CLK
2K
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


同様の部品番号 - 74ACT11112DR

メーカー部品番号データシート部品情報
logo
Texas Instruments
74ACT11112DR TI-74ACT11112DR Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
More results

同様の説明 - 74ACT11112DR

メーカー部品番号データシート部品情報
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A Datasheet
584Kb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI1-SN74LVC112A_15 Datasheet
990Kb / 24P
[Old version datasheet]   SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
More results


Html Pages

1 2 3 4 5 6 7 8


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com