データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74AUC16374ZQLR データシート(PDF) 5 Page - Texas Instruments

部品番号 SN74AUC16374ZQLR
部品情報  16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74AUC16374ZQLR データシート(HTML) 5 Page - Texas Instruments

  SN74AUC16374ZQLR Datasheet HTML 1Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 2Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 3Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 4Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 5Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 6Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 7Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 8Page - Texas Instruments SN74AUC16374ZQLR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
www.ti.com
Operating Characteristics
(1)
SN74AUC16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCES403E – JULY 2002 – REVISED APRIL 2007
T
A = 25°C
VCC = 0.8 V
VCC = 1.2 V VCC = 1.5 V
VCC = 1.8 V
VCC = 2.5 V
TEST
PARAMETER
UNIT
CONDITIONS
TYP
TYP
TYP
TYP
TYP
1 fdata = 5 MHz,
Outputs
Cpd
Power
1 fclk = 10 MHz,
enabled,
(each
dissipation
1 fout = 5 MHz,
24
24
24.1
26.2
31.2
pF
1 output
output)(2) capacitance
OE = GND,
switching
CL = 0 pF
Outputs
1 fdata = 5 MHz,
disabled,
1 fclk = 10 MHz,
Power
1 clock
fout = not
Cpd(Z)
dissipation
7.5
7.5
8
9.4
13.2
pF
and 1
switching,
capacitance
data
OE = VCC,
switching CL = 0 pF
1 fdata = 0 MHz,
Outputs
1 fclk = 10 MHz,
Cpd
Power
disabled,
fout = not
(each
dissipation
clock
13.8
13.8
14
14.7
17.5
pF
switching,
clock)(3)
capacitance
only
OE = VCC,
switching
CL = 0 pF
(1)
Total device Cpd for multiple (n) outputs switching and (y) clocks inputs switching = {n * Cpd (each output)} + {y * Cpd (each clock)}
(2)
Cpd (each output) is the Cpd for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz
in this test, but its ICC component has been subtracted out).
(3)
Cpd (each clock) is the Cpd for the clock circuitry only as it operates at 10 MHz.
5
Submit Documentation Feedback


同様の部品番号 - SN74AUC16374ZQLR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74AUC16374ZQLR TI-SN74AUC16374ZQLR Datasheet
299Kb / 12P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
More results

同様の説明 - SN74AUC16374ZQLR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74ALVCH162374 TI-SN74ALVCH162374_04 Datasheet
318Kb / 13P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC16374 TI-SN74LVC16374 Datasheet
97Kb / 6P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74AVC16374 TI-SN74AVC16374_06 Datasheet
369Kb / 18P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH16374A TI1-SN74LVCH16374A_14 Datasheet
918Kb / 24P
[Old version datasheet]   16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs
SN74AUC16374 TI-SN74AUC16374 Datasheet
299Kb / 12P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH16374A TI-SN74LVCH16374A_07 Datasheet
392Kb / 18P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC16374A TI1-SN74LVC16374A_14 Datasheet
1Mb / 25P
[Old version datasheet]   16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs
SN74LVCH16374A TI-SN74LVCH16374A_04 Datasheet
300Kb / 13P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
logo
Pericom Semiconductor C...
PI74ALVCH16374 PERICOM-PI74ALVCH16374 Datasheet
337Kb / 5P
   16-Bit Edge Triggered D-Type Flip-Flop with 3-State Outputs
logo
Texas Instruments
SN74ACT16374Q-EP TI-SN74ACT16374Q-EP Datasheet
134Kb / 8P
[Old version datasheet]   16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH16374A TI-SN74LVCH16374A Datasheet
333Kb / 15P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com