データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CD74AC74M データシート(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部品番号 CD74AC74M
部品情報  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

CD74AC74M データシート(HTML) 3 Page - Texas Instruments

  CD74AC74M Datasheet HTML 1Page - Texas Instruments CD74AC74M Datasheet HTML 2Page - Texas Instruments CD74AC74M Datasheet HTML 3Page - Texas Instruments CD74AC74M Datasheet HTML 4Page - Texas Instruments CD74AC74M Datasheet HTML 5Page - Texas Instruments CD74AC74M Datasheet HTML 6Page - Texas Instruments CD74AC74M Datasheet HTML 7Page - Texas Instruments CD74AC74M Datasheet HTML 8Page - Texas Instruments CD74AC74M Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
CD54AC74, CD74AC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS231D – SEPTEMBER 1998 – REVISED DECEMBER 2002
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions (see Note 3)
TA = 25°C
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
VCC
Supply voltage
1.5
5.5
1.5
5.5
1.5
5.5
V
VCC = 1.5 V
1.2
1.2
1.2
VIH
High-level input voltage
VCC = 3 V
2.1
2.1
2.1
V
VCC = 5.5 V
3.85
3.85
3.85
VCC = 1.5 V
0.3
0.3
0.3
VIL
Low-level input voltage
VCC = 3 V
0.9
0.9
0.9
V
VCC = 5.5 V
1.65
1.65
1.65
VI
Input voltage
0
VCC
0
VCC
0
VCC
V
VO
Output voltage
0
VCC
0
VCC
0
VCC
V
IOH
High-level output current
VCC = 4.5 V to 5.5 V
–24
–24
–24
mA
IOL
Low-level output current
VCC = 4.5 V to 5.5 V
24
24
24
mA
∆t/∆v
Input transition rise or fall rate
VCC = 1.5 V to 3 V
50
50
50
ns/V
∆t/∆v
Input transition rise or fall rate
VCC = 3.6 V to 5.5 V
20
20
20
ns/V
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
CC
MIN
MAX
MIN
MAX
MIN
MAX
1.5 V
1.4
1.4
1.4
IOH = –50 µA
3 V
2.9
2.9
2.9
4.5 V
4.4
4.4
4.4
VOH
VI = VIH or VIL
IOH = –4 mA
3 V
2.58
2.4
2.48
V
IOH = –24 mA
4.5 V
3.94
3.7
3.8
IOH = –50 mA†
5.5 V
3.85
IOH = –75 mA†
5.5 V
3.85
1.5 V
0.1
0.1
0.1
IOL = 50 µA
3 V
0.1
0.1
0.1
4.5 V
0.1
0.1
0.1
VOL
VI = VIH or VIL
IOL = 12 mA
3 V
0.36
0.5
0.44
V
IOL = 24 mA
4.5 V
0.36
0.5
0.44
IOL = 50 mA†
5.5 V
1.65
IOL = 75 mA†
5.5 V
1.65
II
VI = VCC or GND
5.5 V
±0.1
±1
±1
µA
ICC
VI = VCC or GND,
IO = 0
5.5 V
4
80
40
µA
Ci
10
10
10
pF
† Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize
power dissipation. Test verifies a minimum 50-
Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.


同様の部品番号 - CD74AC74M

メーカー部品番号データシート部品情報
logo
Texas Instruments
CD74AC74M TI-CD74AC74M Datasheet
36Kb / 8P
[Old version datasheet]   Dual D-Type Flip-Flop with Set and Reset Positive-Edge-Triggered
CD74AC74M TI-CD74AC74M Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC74M TI1-CD74AC74M Datasheet
681Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC74M96 TI-CD74AC74M96 Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC74M96 TI1-CD74AC74M96 Datasheet
681Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
More results

同様の説明 - CD74AC74M

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN54LV74A TI-SN54LV74A Datasheet
444Kb / 16P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Potato Semiconductor Co...
PO74G74A POTATO-PO74G74A_14 Datasheet
1Mb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Texas Instruments
SN54LV74 TI1-SN54LV74_10 Datasheet
148Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54AC74 TI1-SN54AC74_15 Datasheet
1Mb / 22P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54HC74 TI1-SN54HC74_15 Datasheet
164Kb / 15P
[Old version datasheet]   Dual D-Type Positive-Edge-Triggered Flip-Flops
SN54LV74 TI-SN54LV74 Datasheet
137Kb / 7P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV74A-EP TI1-SN74LV74A-EP Datasheet
506Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74A TI1-SN54LV74A_15 Datasheet
1Mb / 31P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops
CD54ACT74 TI1-CD54ACT74_14 Datasheet
887Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
National Semiconductor ...
DM54L74 NSC-DM54L74 Datasheet
88Kb / 4P
   Dual Positive-Edge-Triggered D Flip-Flops
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com