CDC925DL datasheet(11/19 Pages) TI1

部品番号	CDC925DL

部品情報	133MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS

Download	19 Pages

Scroll/Zoom	100%

メーカー	TI1 [Texas Instruments]

ホームページ	http://www.ti.com

Logo

11 / 19 page

CDC925

133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS

WITH 3-STATE OUTPUTS

SCAS633 – JULY 28, 1999

11

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

switching characteristics, VDD = 2.375 V to 2.625 V, TA = 0°C to 85°C (continued)

APIC

PARAMETER

FROM

(INPUT)

TO

(OUTPUT)

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ten1

Output enable time

SEL133/100

APICx

f(APIC) = 16.67 MHz

6

10

ns

tdis1

Output disable time

SEL133/100

APICx

f(APIC) = 16.67 MHz

8

10

ns

tc

APIC clock period†

f(APIC) = 16.67 MHz

60

60.24

60.6

ns

Cycle to cycle jitter

f(CPU) = 100 or 133 MHz

400

ps

Duty cycle

f(APIC) = 16.67 MHz

45

55

%

tsk(o)

APIC bus skew

APICx

f(APIC) = 16.67 MHz

30

100

ps

tsk(p)

APIC pulse skew

APICn

f(APIC) = 16.67 MHz

3

ns

t(off)

APIC clock to CPU clock offset,

rising edge

APICx

CPUx

–1.5

–4

ns

tw1

Pulse duration width, high

f(APIC) = 16.67 MHz

25.5

28

ns

tw2

Pulse duration width, low

f(APIC) = 16.67 MHz

25.3

29.2

ns

tr

Rise time

VO = 0.4 V to 2 V

0.4

1.6

2.1

ns

tf

Fall time

VO = 0.4 V to 2 V

0.4

1.2

1.7

ns

† The average over any 1-

µs period of time is greater than the minimum specified period.

switching characteristics, VDD = 3.135 V to 3.465 V, TA = 0°C to 85°C

3V66

PARAMETER

FROM

(INPUT)

TO

(OUTPUT)

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ten1

Output enable time

SEL133/100

3V66x

f(3V66) = 66 MHz

6

10

ns

tdis1

Output disable time

SEL133/100

3V66x

f(3V66) = 66 MHz

8

10

ns

tc

3V66 clock period†

f(3V66) = 66 MHz

15

15.06

15.3

ns

Cycle to cycle jitter

f(CPU) = 100 or 133 MHz

400

ps

Duty cycle

f(3V66) = 66 MHz

45

55

%

tsk(o)

3V66 bus skew

3V66x

f(3V66) = 66 MHz

50

150

ps

tsk(p)

3V66 pulse skew

3V66n

f(3V66) = 66 MHz

2.6

ns

t(off)

3V66 clock to CPU clock offset

3V66x

CPUx

0

–0.75

–1.5

ns

t(off)

3V66 clock to PCI clock offset, rising edge

1.2

2.1

3

ns

tw1

Pulse duration width, high

f(3V66) = 66 MHz

5.2

ns

tw2

Pulse duration width, low

f(3V66) = 66 MHz

5

ns

tr

Rise time

VO = 0.4 V to 2 V

0.5

1.5

2

ns

tf

Fall time

VO = 0.4 V to 2 V

0.5

1.5

2

ns

† The average over any 1-

µs period of time is greater than the minimum specified period.

同様の部品番号 - CDC925DL

メーカー	部品番号	データシート	部品情報
Texas Instruments	CDC925DL	253Kb / 18P	[Old version datasheet] 133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS

More results

同様の説明 - CDC925DL

メーカー	部品番号	データシート	部品情報
Texas Instruments	CDC924	462Kb / 21P	[Old version datasheet] 133Mhz Clock Synthesizer/Driver
Fairchild Semiconductor	RC7106	815Kb / 16P	133MHz Spread Spectrum Clock for Motherboards
Texas Instruments	CDC922	254Kb / 18P	[Old version datasheet] 133MHz CLOCK SYNTHESIZER/DRIVER
	CDC950	262Kb / 16P	[Old version datasheet] 133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS
	CDC924	250Kb / 18P	[Old version datasheet] 133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
	CDC921	235Kb / 17P	[Old version datasheet] 133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
	CDC922	239Kb / 17P	[Old version datasheet] 133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
	CDC925	253Kb / 18P	[Old version datasheet] 133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
	CDC930	363Kb / 17P	[Old version datasheet] 133-MHz DIFFERENTIAL CLOCK SYNTHESIZER / DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
Integrated Device Techn...	ICS843S104I-133	1Mb / 24P	Crystal-to-LVPECL 133MHz Clock Synthesizer