データシートサーチシステム |
|
CDCV857A データシート(PDF) 6 Page - Texas Instruments |
|
|
CDCV857A データシート(HTML) 6 Page - Texas Instruments |
6 / 16 page CDCV857A 2.5-V PHASE LOCK LOOP CLOCK DRIVER SCAS667A – APRIL 2001 – REVISED AUGUST 2002 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT VIK Input voltage All inputs VDDQ = 2.3 V, II = –18 mA –1.2 V VOH High level output voltage VDDQ = min to max, IOH = –1 mA VDDQ– 0.1 V VOH High-level output voltage VDDQ = 2.3 V, IOH = –12 mA 1.7 V VOL Low level output voltage VDDQ = min to max, IOL = 1 mA 0.1 V VOL Low-level output voltage VDDQ = 2.3 V, IOL = 12 mA 0.6 V IOH High-level output current VDDQ = 2.3 V, VO = 1 V –18 –32 mA IOL Low-level output current VDDQ = 2.3 V, VO = 1.2 V 26 35 mA VO Output voltage swing Differential outputs are terminated with 1.1 VDDQ– 0.4 VOX Output differential cross-voltage w Differential outputs are terminated with 120 Ω VDDQ/2 – 0.2 VDDQ/2 VDDQ/2 + 0.2 V II Input current VDDQ = 2.7 V, VI = 0 V to 2.7 V ±10 µA IOZ High-impedance-state output current VDDQ = 2.7 V, VO= VDDQ or GND ±10 µA IDDPD Power down current on VDDQ + AVDD CLK and CLK = 0 MHz; PWRDWN = Low; Σ of IDD and AIDD 100 200 µA Differential outputs terminated with fO = 180 MHz 275 330 IDD Dynamic current on VDDQ terminated with 120 Ω/CL = 14 pF fO = 167 MHz 250 300 mA IDD Dynamic current on VDDQ Differential outputs terminated with fO = 180 MHz 225 275 mA terminated with 120 Ω/CL = 0 pF fO = 167 MHz 210 250 AIDD Supply current on AVDD fO = 180 MHz 10 12 mA AIDD Supply current on AVDD fO = 167 MHz 8 10 mA CI Input capacitance VCC = 2.5 V VI = VCC or GND 2 2.5 3 pF CO Output capacitance VCC = 2.5 V VO = VCC or GND 2.5 3 3.5 pF † All typical values are at respective nominal VDDQ. ‡ The value of VOC is expected to be |VTR + VCP|/2. In case of each clock directly terminated by a 120-Ω resistor, where VTR is the true input signal voltage and VCP is the complementary input signal voltage. § Differential cross-point voltage is expected to track variations of VDDQ and is the voltage at which the differential signals must be crossing. timing requirements over recommended ranges of supply voltage and operating free-air temperature MIN MAX UNIT fCLK Operating clock frequency 60 180 MHz fCLK Application clock frequency 60 180 MHz Input clock duty cycle 40% 60% Stabilization time W (PLL mode) 10 µs Stabilization time W (Bypass mode) 30 ns ¶ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application. |
同様の部品番号 - CDCV857A |
|
同様の説明 - CDCV857A |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |