データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9954YSV データシート(PDF) 9 Page - Analog Devices

部品番号 AD9954YSV
部品情報  400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9954YSV データシート(HTML) 9 Page - Analog Devices

Back Button AD9954YSV Datasheet HTML 5Page - Analog Devices AD9954YSV Datasheet HTML 6Page - Analog Devices AD9954YSV Datasheet HTML 7Page - Analog Devices AD9954YSV Datasheet HTML 8Page - Analog Devices AD9954YSV Datasheet HTML 9Page - Analog Devices AD9954YSV Datasheet HTML 10Page - Analog Devices AD9954YSV Datasheet HTML 11Page - Analog Devices AD9954YSV Datasheet HTML 12Page - Analog Devices AD9954YSV Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
AD9954
Rev. 0 | Page 9 of 36
PIN FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions—48-Lead TQFP/EP
Pin No.
Mnemonic
I/O
Description
1
I/O UPDATE
I
The rising edge transfers the contents of the internal buffer memory to the I/O registers. This pin
must be set up and held around the SYNC_CLK output signal.
2, 34
DVDD
I
Digital Power Supply Pins (1.8 V).
3, 33, 42
DGND
I
Digital Power Ground Pins.
4, 6, 13, 16,
18, 19, 25,
27, 29
AVDD
I
Analog Power Supply Pins (1.8 V).
5, 7, 14, 15,
17, 22, 26,
32
AGND
I
Analog Power Ground Pins.
8
OSC/REFCLK
I
Complementary Reference Clock/Oscillator Input. When the REFCLK port is operated in single-
ended mode, REFCLKB should be decoupled to AVDD with a 0.1 µF capacitor.
9
OSC/REFCLK
I
Reference Clock/Oscillator Input. See Clock Input section for details on the OSCILLATOR/REFCLK
operation.
10
CRYSTAL OUT
O
Output of the Oscillator Section.
11
CLKMODESELECT
I
Control Pin for the Oscillator Section. When high, the oscillator section is enabled. When low, the
oscillator section is bypassed.
12
LOOP_FILTER
I
This pin provides the connection for the external zero compensation network of the REFCLK
multiplier’s PLL loop filter. The network consists of a 1 kΩ resistor in series with a 0.1 µF capacitor
tied to AVDD.
20
IOUT
O
Complementary DAC Output. Should be biased through a resistor to AVDD, not AGND.
21
IOUT
O
DAC Output. Should be biased through a resistor to AVDD, not AGND.
23
DACBP
I
DAC Biasline Decoupling Pin.
24
DAC_RSET
I
A resistor (3.92 kΩ nominal) connected from AGND to DAC_RSET establishes the reference current
for the DAC.
28
COMP_OUT
O
Comparator Output.
30
COMP_IN
I
Comparator Input.
31
COMP_IN
I
Comparator Complementary Input.
35
PWRDWNCTL
I
Input Pin Used as an External Power-Down Control (see Table 13 for details).
36
RESET
I
Active High Hardware Reset Pin. Assertion of the RESET pin forces the AD9954 to the initial state,
as described in the I/O port register map.
37
IOSYNC
I
Asynchronous Active High Reset of the Serial Port Controller. When high, the current I/O
operation is immediately terminated, enabling a new I/O operation to commence once IOSYNC is
returned low. If unused, ground this pin; do not allow this pin to float.
38
SDO
O
When operating the I/O port as a 3-wire serial port, this pin serves as the serial data output. When
operated as a 2-wire serial port, this pin is unused and can be left unconnected.
39
CS
I
This pin functions as an active low chip select that allows multiple devices to share the I/O bus.
40
SCLK
I
This pin functions as the serial data clock for I/O operations.
41
SDIO
I/O
When operating the I/O port as a 3-wire serial port, this pin serves as the serial data input, only.
When operated as a 2-wire serial port, this pin is the bidirectional serial data pin.
43
DVDD_I/O
I
Digital Power Supply (for I/O Cells Only, 3.3 V).
44
SYNC_IN
I
Input signal used to synchronize multiple AD9954s. This input is connected to the SYNC_CLK
output of a master AD9954.
45
SYNC_CLK
O
Clock Output Pin that Serves as a Synchronizer for External Hardware.
46
OSK
I
Input pin used to control the direction of the shaped on-off keying function when programmed
for operation. OSK is synchronous to the SYNC_CLK pin. When OSK is not programmed, this pin
should be tied to DGND.
47, 48
PS0, PS1
I
Input pin used to select one of the four internal profiles. Profile <1:0> are synchronous to the
SYNC_CLK pin. Any change in these inputs transfers the contents of the internal buffer memory
to the I/O registers (sends an internal I/O UPDATE).
<49>
AGND
I
The exposed paddle on the bottom of the package is a ground connection for the DAC and must
be attached to AGND in any board layout.


同様の部品番号 - AD9954YSV

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9954YSV AD-AD9954YSV Datasheet
472Kb / 40P
   400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
REV. B
AD9954YSV-REEL7 AD-AD9954YSV-REEL7 Datasheet
472Kb / 40P
   400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
REV. B
AD9954YSVZ AD-AD9954YSVZ Datasheet
742Kb / 40P
   400MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9954YSVZ-REEL7 AD-AD9954YSVZ-REEL7 Datasheet
742Kb / 40P
   400MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9954YSVZ-REEL71 AD-AD9954YSVZ-REEL71 Datasheet
472Kb / 40P
   400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
REV. B
More results

同様の説明 - AD9954YSV

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9953YSVZ AD-AD9953YSVZ Datasheet
574Kb / 32P
   400 MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
AD9951 AD-AD9951 Datasheet
825Kb / 28P
   400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
Rev. 0
AD9952 AD-AD9952 Datasheet
731Kb / 28P
   400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. 0
AD9952YSVZ AD-AD9952YSVZ Datasheet
569Kb / 28P
   400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. B
AD9953 AD-AD9953_15 Datasheet
574Kb / 32P
   400 MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
AD9951 AD-AD9951_15 Datasheet
480Kb / 28P
   400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
AD9954 AD-AD9954_09 Datasheet
472Kb / 40P
   400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
REV. B
AD9951YSVZ AD-AD9951YSVZ Datasheet
480Kb / 28P
   400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
AD9952 AD-AD9952_15 Datasheet
569Kb / 28P
   400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. B
AD9859 AD-AD9859 Datasheet
574Kb / 24P
   400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com