データシートサーチシステム |
|
ADE3700XT データシート(PDF) 11 Page - STMicroelectronics |
|
ADE3700XT データシート(HTML) 11 Page - STMicroelectronics |
11 / 89 page 11/89 ADE3700 Global Control 2 Functional Description 2.1 Global Control The global control block is responsible for: q selecting clock sources q power control q I²C control q SCLK frequency synthesizer control q block by block synchronous reset generation The global control block runs on the XCLK clock domain which is required to be active for programming. The clock domains of all other blocks are set in the Global Control Block. For I²C access, the requested block must be driven with a valid clock frequency greater than 10 MHz. Clock domains are shown in Figure 2. To program the SCLK frequency synthesizer to a desired frequency (fOUT, in MHz), the following equations apply. Figure 2: Global Control Block Diagram Table 3: SCLK Frequency Synthesizer Programmable Values (Sheet 1 of 2) Frequency Range SDIV fOUT < 8 x fXCLK AND fOUT ≥ 4 x fXCLK 0 fOUT < 4 x fXCLK AND fOUT ≥ 2 x fXCLK 1 ADE3700 I²C PWM Sync Measure Global Sync Re-Time ADC (Analog) ADC Digital I/F Line Lock PLL Data Measure LCD Scaler Flicker Detection Output Sequencer TCON SCLK Freq. Synthesizer FM Freq. Synthesizer XCLK Domain INCLK Domain SCLK Domain DOTCLK Domain Data MCU (SCL, SDA) PC Analog INR, G, B V, H, Csync ORA OGA OBA ORB OGB OBB OCLK ODE OHS OVS TCON |
同様の部品番号 - ADE3700XT |
|
同様の説明 - ADE3700XT |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |