ADV7125JST330 datasheet(3/12 Pages) AD

部品番号	ADV7125JST330

部品情報	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC

Download	12 Pages

Scroll/Zoom	100%

メーカー	AD [Analog Devices]

ホームページ	http://www.analog.com

Logo

3 / 12 page

REV. 0

ADV7125

–3–

3.3 V ELECTRICAL CHARACTERISTICS

1

Parameter

Min

Typ

Max

Unit

Test Conditions

2

STATIC PERFORMANCE

Resolution (Each DAC)

8

Bits

RSET = 680

Ω

Integral Nonlinearity (BSL)

–1

±0.5

+1

LSB

RSET = 680

Ω

Differential Nonlinearity

–1

±0.25

+1

LSB

RSET = 680

Ω

DIGITAL AND CONTROL INPUTS

Input High Voltage, VIH

2.0

V

Input Low Voltage, VIL

0.8

V

Input Current, IIN

–1

+1

µAV

IN = 0.0 V or VDD

PSAVE Pull-Up Current

20

µA

Input Capacitance, CIN

10

pF

ANALOG OUTPUTS

Output Current

2.0

26.5

mA

Green DAC, Sync = High

Output Current

2.0

18.5

mA

R/G/B DAC, Sync = Low

DAC-to-DAC Matching

1.0

%

Output Compliance Range, VOC

0

1.4

V

Output Impedance, ROUT

70

k

Ω

Output Capacitance, COUT

10

pF

Offset Error

0

% FSR

Tested with DAC Output = 0 V

Gain Error

3

0% FSR

FSR = 18.62 mA

VOLTAGE REFERENCE (Ext.)

Reference Range, VREF

1.12

1.235

1.35

V

VOLTAGE REFERENCE (Int.)

Reference Range, VREF

1.235

V

POWER DISSIPATION

Digital Supply Current

4

2.2

5.0

mA

fCLK = 50 MHz

Digital Supply Current

4

6.5

12.0

mA

fCLK = 140 MHz

Digital Supply Current

4

11

15

mA

fCLK = 240 MHz

Digital Supply Current

4

16

mA

fCLK = 330 MHz

Analog Supply Current

67

72

mA

RSET = 560

Ω

Analog Supply Current

8

mA

RSET = 4933

Ω

Standby Supply Current

2.1

5.0

mA

PSAVE = Low, Digital, and Control

Inputs at VDD

Power Supply Rejection Ratio

0.1

0.5

%/%

NOTES

1These max/min specifications are guaranteed by characterization in the 3.0 V to 3.6 V range.

2Temperature range T

MIN to TMAX: –40

°C to +85°C at 50 MHz and 140 MHz, 0°C to +70°C at 240 MHz and 330 MHz.

3Gain error = (Measured (FSC)/Ideal (FSC) –1)

× 100), where Ideal = V

REF/RSET

× K × (FFH) × 4 and K = 7.9896.

4Digital supply is measured with continuous clock with data input corresponding to a ramp pattern and with an input level at 0 V and V

DD.

Specifications subject to change without notice.

(VAA = 3.0 V to 3.6 V, VREF = 1.235 V, RSET = 560

, CL = 10 pF. All specifications

TMIN to TMAX

2, unless otherwise noted, T

J MAX = 110 C.)

同様の部品番号 - ADV7125JST330

メーカー	部品番号	データシート	部品情報
Analog Devices	ADV7125JSTZ240	293Kb / 16P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC REV. C
	ADV7125JSTZ240	410Kb / 17P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
	ADV7125JSTZ330	293Kb / 16P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC REV. C
	ADV7125JSTZ330	410Kb / 17P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC

More results

同様の説明 - ADV7125JST330

メーカー	部品番号	データシート	部品情報
Analog Devices	ADV7125	410Kb / 17P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
	ADV7125	293Kb / 16P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC Rev. C
	ADV7125	293Kb / 16P	CMOS, 330 MHz Triple 8-Bit High Speed Video DAC REV. C
	ADV7123JSTZ330	340Kb / 24P	CMOS, 330 MHz Triple 10-Bit High Speed Video DAC REV. D
	ADV7123	340Kb / 24P	CMOS, 330 MHz Triple 10-Bit High Speed Video DAC Rev. D
	ADV7123KSTZ140	340Kb / 24P	CMOS, 330 MHz Triple 10-Bit High Speed Video DAC Rev. D
	ADV7123KSTZ50	340Kb / 24P	CMOS, 330 MHz Triple 10-Bit High Speed Video DAC REV. D
	ADV7120KSTZ50	191Kb / 12P	CMOS 80 MHz, Triple 8-Bit Video DAC REV. B
	ADV101	161Kb / 12P	CMOS 80 MHz, Triple 8-Bit Video DAC REV. B
	ADV101	187Kb / 12P	CMOS 80 MHz, Triple 8-Bit Video DAC REV. B

More results

ADV7125JST330 データシート(PDF) 3 Page - Analog Devices

ADV7125JST330 データシート(HTML) 3 Page - Analog Devices

同様の部品番号 - ADV7125JST330

同様の説明 - ADV7125JST330

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

データシートダウンロード

リンク URL

ADV7125JST330 データシート(PDF) 3 Page - Analog Devices

ADV7125JST330 データシート(HTML) 3 Page - Analog Devices

同様の部品番号 - ADV7125JST330

同様の説明 - ADV7125JST330

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

データシート ダウンロード

リンク URL

データシートダウンロード