データシートサーチシステム |
|
LM25069 データシート(PDF) 4 Page - Texas Instruments |
|
|
LM25069 データシート(HTML) 4 Page - Texas Instruments |
4 / 29 page LM25069 SNVS607E – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Electrical Characteristics (continued) Limits in standard type are for TJ = 25°C only; limits in boldface type apply over the junction temperature (TJ) range of -40°C to +85°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 12V. Symbol Parameter Conditions Min. Typ. Max. Units Power Limit (PWR pin) PWRLIM-1 Power limit sense voltage (VIN-SENSE) SENSE-OUT = 12V, RPWR = 69.8 kΩ 19 25 31 mV PWRLIM-2 SENSE-OUT = 6V, RPWR = 34.8 kΩ 19 25 31 mV IPWR PWR pin current VPWR = 2.5V -15 µA RSAT(PWR) PWR pin impedance when disabled UVLO = 0.7V 140 Ω Gate Control (GATE pin) IGATE Source current Normal Operation -27 -20 -13 µA Sink current UVLO = 1V 1.5 2 2.7 mA VIN - SENSE = 150 mV or VIN < POR, 160 260 375 mA VGATE = 5V VGATE Gate output voltage in normal operation GATE voltage with respect to ground 18 19.5 21 V Current Limit VCL Threshold voltage VIN-SENSE voltage 45 50 55 mV tCL Response time VIN-SENSE stepped from 0 mV to 80 mV 15 µs ISENSE SENSE input current Enabled, SENSE = OUT 23 µA Disabled, OUT = 0V 12 Enabled, OUT = 0V 62 Circuit Breaker VCB Threshold voltage VIN - SENSE 75 95 110 mV tCB Response time VIN - SENSE stepped from 0 mV to 150 0.19 0.36 µs mV, time to GATE low, no load Timer (TIMER pin) VTMRH Upper threshold 1.6 1.72 1.85 V VTMRL Lower threshold Restart cycles (LM25069-2) 0.9 1.0 1.1 V End of 8th cycle (LM25069-2) 0.3 V Re-enable Threshold (LM25069-1) 0.3 V ITIMER Insertion time current -7.5 -5.5 -3.5 µA Sink current, end of insertion time TIMER pin = 2V 1.5 2 2.5 mA Fault detection current -110 -80 -50 µA Fault sink current 1.6 2.5 3.4 µA DCFAULT Fault Restart Duty Cycle LM25069-2 only 0.67 % tFAULT Fault to GATE low delay TIMER pin reaches the upper threshold 20 µs Power Good (PGD pin) PGDTH Threshold measured at SENSE-OUT Decreasing 1.3 1.9 V Threshold Hysteresis 0.6 PGDVOL Output low voltage ISINK = 2 mA 15 30 mV PGDIOH Off leakage current VPGD = 17V 1 µA 4 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated Product Folder Links: LM25069 |
同様の部品番号 - LM25069 |
|
同様の説明 - LM25069 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |