データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SM320C6414-EP データシート(PDF) 2 Page - Texas Instruments

部品番号 SM320C6414-EP
部品情報  FIXED-POINT DIGITAL SIGNAL PROCESSORS
Download  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SM320C6414-EP データシート(HTML) 2 Page - Texas Instruments

  SM320C6414-EP Datasheet HTML 1Page - Texas Instruments SM320C6414-EP Datasheet HTML 2Page - Texas Instruments SM320C6414-EP Datasheet HTML 3Page - Texas Instruments SM320C6414-EP Datasheet HTML 4Page - Texas Instruments SM320C6414-EP Datasheet HTML 5Page - Texas Instruments SM320C6414-EP Datasheet HTML 6Page - Texas Instruments SM320C6414-EP Datasheet HTML 7Page - Texas Instruments SM320C6414-EP Datasheet HTML 8Page - Texas Instruments SM320C6414-EP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 93 page
background image
1.2 SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
1.3 Description
SM320C6414-EP, SM320C6415-EP, SM320C6416-EP
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SGUS043D – MAY 2003 – REVISED SEPTEMBER 2008
www.ti.com
Ranges(2)
• Controlled Baseline
• Extended Product Life Cycle
• One Assembly/Test Site
• Extended Product-Change Notification
• One Fabrication Site
• Product Traceability
• Available in A-Version (–40°C/105°C) and
(2)
S-Version currently available for C6415 only. Additional
S-Version (–55
°C/105°C) Temperature
custom temperature ranges available upon request.
The TMS320C64x™ DSPs (including the SM320C6414-EP, SM320C6415-EP, and SM320C6416-EP
devices) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform.
The SM320C64x™ (C64x™) device is based on the second-generation, high-performance, advanced
VelociTI™ very-long-instruction word (VLIW) architecture (VelociTI.2™) developed by Texas Instruments
(TI), making these DSPs an excellent choice for multichannel and multifunctional applications. The C64x™
is a code-compatible member of the C6000™ DSP platform.
With performance of up to 4000 million instructions per second (MIPS) at a clock rate of 500 MHz, the
C64x devices offer cost-effective solutions to high-performance DSP programming challenges. The C64x
DSPs possess the operational flexibility of high-speed controllers and the numerical capability of array
processors. The C64x DSP core processor has 64 general-purpose registers of 32-bit word length and
eight highly independent functional units – 2 multipliers for a 32-bit result and 6 arithmetic logic units
(ALUs) – with VelociTI.2 extensions. The VelociTI.2 extensions in the eight functional units include new
instructions to accelerate the performance in key applications and extend the parallelism of the VelociTI
architecture. The C64x can produce four 32-bit multiply-accumulates (MACs) per cycle for a total of 2400
million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4800 MMACS. The C64x
DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals
similar to the other C6000 DSP platform devices.
The C6416 device has two high-performance embedded coprocessors [Viterbi decoder coprocessor
(VCP) and turbo decoder coprocessor (TCP)] that significantly speed up channel-decoding operations on
chip. The VCP operating at CPU clock divided-by-4 can decode over 500 7.95-Kbps adaptive multi-rate
(AMR) (K = 9, R = 1/3) voice channels. The VCP supports constraint lengths K = 5, 6, 7, 8, and 9, rates
R = 1/2, 1/3, and 1/4, and flexible polynomials, while generating hard decisions or soft decisions. The TCP
operating at CPU clock divided-by-2 can decode up to 36 384-Kbps or 6 2-Mbps turbo encoded channels
(assuming iterations). The TCP implements the max*log-map algorithm and is designed to support all
polynomials and rates required by Third-Generation Partnership Projects (3GPP and 3GPP2), with fully
programmable frame length and turbo interleaver. Decoding parameters, such as the number of iterations
and stopping criteria, are also programmable. Communications between the VCP/TCP and the CPU are
carried out through the EDMA controller.
The C64x uses a two-level cache-based architecture and has a powerful and diverse set of peripherals.
The level 1 program (L1P) cache is a 128K-bit direct-mapped cache and the level 1 data (L1D) cache is a
128K-bit 2-way set-associative cache. The level 2 memory/cache (L2) consists of an 8M-bit memory
space that is shared between program and data space. L2 memory can be configured as mapped memory
or combinations of cache (up to 256K bytes) and mapped memory. The peripheral set includes 3
multichannel buffered serial ports (McBSPs), an 8-bit universal test and operations PHY interface for
asynchronous transfer mode (ATM) slave (UTOPIA slave) port (C6415/C6416 only), 3 32-bit
general-purpose timers, a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32), a peripheral
component interconnect (PCI) (C6415/C6416 only), a general-purpose input/output port (GPIO) with 16
GPIO pins, and two glueless external memory interfaces (64-bit EMIFA and 16-bit EMIFB), both of which
are capable of interfacing to synchronous and asynchronous memories and peripherals.
Introduction
2
Submit Documentation Feedback


同様の部品番号 - SM320C6414-EP

メーカー部品番号データシート部品情報
logo
Texas Instruments
SM320C6414-EP TI1-SM320C6414-EP Datasheet
1,019Kb / 93P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
More results

同様の説明 - SM320C6414-EP

メーカー部品番号データシート部品情報
logo
Texas Instruments
TMS320VC5407 TI-TMS320VC5407 Datasheet
1Mb / 110P
[Old version datasheet]   Fixed-Point Digital Signal Processors
TMS320C6211B TI-TMS320C6211B Datasheet
1Mb / 83P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
SM320C6414-EP TI1-SM320C6414-EP Datasheet
1,019Kb / 93P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
SMJ320C6414 TI1-SMJ320C6414_16 Datasheet
1Mb / 134P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6414 TI-TMS320C6414_04 Datasheet
1Mb / 139P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202 TI-TMS320C6202 Datasheet
1Mb / 86P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202 TI1-TMS320C6202_16 Datasheet
2Mb / 110P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C54X TI1-TMS320C54X_16 Datasheet
1Mb / 118P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320VC5510 TI1-TMS320VC5510_17 Datasheet
1Mb / 90P
[Old version datasheet]   Fixed-Point Digital Signal Processors
TMS320C6416TBGLZA8 TI-TMS320C6416TBGLZA8 Datasheet
2Mb / 148P
[Old version datasheet]   FIXED-POINT DIGITAL SIGNAL PROCESSORS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com