データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74F109DR データシート(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部品番号 SN74F109DR
部品情報  DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74F109DR データシート(HTML) 3 Page - Texas Instruments

  SN74F109DR Datasheet HTML 1Page - Texas Instruments SN74F109DR Datasheet HTML 2Page - Texas Instruments SN74F109DR Datasheet HTML 3Page - Texas Instruments SN74F109DR Datasheet HTML 4Page - Texas Instruments SN74F109DR Datasheet HTML 5Page - Texas Instruments SN74F109DR Datasheet HTML 6Page - Texas Instruments SN74F109DR Datasheet HTML 7Page - Texas Instruments SN74F109DR Datasheet HTML 8Page - Texas Instruments SN74F109DR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
SN54F109, SN74F109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDFS047A – MARCH 1987 – REVISED OCTOBER 1993
2–3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54F109
SN74F109
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP†
MAX
MIN
TYP†
MAX
UNIT
VIK
VCC = 4.5 V,
II = – 18 mA
– 1.2
– 1.2
V
VOH
VCC = 4.5 V,
IOH = – 1 mA
2.5
3.4
2.5
3.4
V
VOH
VCC = 4.75 V,
IOH = – 1 mA
2.7
V
VOL
VCC = 4.5 V,
IOL = 20 mA
0.3
0.5
0.3
0.5
V
II
VCC = 5.5 V,
VI = 7 V
0.1
0.1
mA
IIH
VCC = 5.5 V,
VI = 2.7 V
20
20
µA
IIL
J, K, CLK
VCC =5 5V
VI =0 5V
– 0.6
– 0.6
mA
IIL
PRE or CLR
VCC = 5.5 V,
VI = 0.5 V
– 1.8
– 1.8
mA
IOS‡
VCC = 5.5 V,
VO = 0
–60
–150
–60
–150
mA
ICC
VCC = 5.5 V,
See Note 2
11.7
17
11.7
17
mA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
NOTE 2: ICC is measured with J, K, CLK, and PRE grounded then with J, K, CLK, and CLR grounded.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
VCC = 5 V,
TA = 25°C
SN54F109
SN74F109
UNIT
′F74
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
fclock
Clock frequency
0
100
0
70
0
90
MHz
t
Pulse duration
CLK high, PRE or CLR low
4
4
4
ns
tw
Pulse duration
CLK low
5
5
5
ns
Setup time data before CLK
High
3
3
3
tsu
Setup time, data before CLK
Low
3
3
3
ns
su
Setup time, inactive-state before CLK
↑§ PRE or CLR to CLK
2
2
2
th
Hold time data after CLK
High
1
1
1
ns
th
Hold time, data after CLK
Low
1
1
1
ns
§ Inactive-state setup time is also referred to as recovery time.
switching characteristics (see Note 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 5 V,
CL = 50 pF,
RL = 500 Ω,
TA = 25°C
VCC = 4.5 V to 5.5 V,
CL = 50 pF,
RL = 500 Ω,
TA = MIN to MAX¶
UNIT
(INPUT)
(OUTPUT)
′F109
SN54F109
SN74F109
MIN
TYP
MAX
MIN
MAX
MIN
MAX
fmax
100
150
70
90
MHz
tPLH
CLK
QorQ
3
4.9
7
3
9
3
8
ns
tPHL
CLK
Q or Q
3.6
5.8
8
3.6
10.5
3.6
9.2
ns
tPLH
PRE or CLR
QorQ
2.4
4.8
7
2.4
9
2.4
8
ns
tPHL
PRE or CLR
Q or Q
2.7
6.6
9
2.7
11.5
2.7
10.5
ns
¶ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
NOTE 3: Load circuits and waveforms are shown in Section 1.


同様の部品番号 - SN74F109DR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74F109DR TI-SN74F109DR Datasheet
109Kb / 6P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

同様の説明 - SN74F109DR

メーカー部品番号データシート部品情報
logo
Texas Instruments
CD54ACT109 TI-CD54ACT109_08 Datasheet
349Kb / 11P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54109 TI-SN54109 Datasheet
271Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT109 TI-CD54ACT109 Datasheet
337Kb / 10P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC109NSR TI1-SN74HC109NSR Datasheet
855Kb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74LS109 TI1-SN74LS109_V01 Datasheet
409Kb / 12P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
2022
74AC11109 TI-74AC11109 Datasheet
89Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI1-SN54ALS109A_15 Datasheet
1Mb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI-SN54F109 Datasheet
109Kb / 6P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI-SN54ALS109A Datasheet
138Kb / 9P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS109A HITACHI-HD74LS109A Datasheet
68Kb / 6P
   Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com