データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74ALVCH16823DL データシート(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
部品番号 SN74ALVCH16823DL
部品情報  18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ALVCH16823DL データシート(HTML) 8 Page - Texas Instruments

Back Button SN74ALVCH16823DL Datasheet HTML 4Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 5Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 6Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 7Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 8Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 9Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 10Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 11Page - Texas Instruments SN74ALVCH16823DL Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
www.ti.com
PARAMETER MEASUREMENT INFORMATION
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VOH
VOL
th
tsu
From Output
Under Test
CL = 30 pF
(see Note A)
LOAD CIRCUIT
S1
Open
GND
1 k
1 k
Output
Control
(low-level
enabling)
Output
Waveform 1
S1 at 2
× VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
tPZL
tPZH
tPLZ
tPHZ
0 V
VOL + 0.15 V
VOH − 0.15 V
0 V
VCC
0 V
0 V
tw
VCC
VCC
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
Timing
Input
Data
Input
Input
tpd
tPLZ/tPZL
tPHZ/tPZH
Open
2
× VCC
GND
TEST
S1
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 Ω, tr ≤ 2 ns, tf ≤ 2 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
0 V
VCC
VCC/2
tPHL
VCC/2
VCC/2
VCC
0 V
VOH
VOL
Input
Output
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VCC/2
VCC/2
tPLH
2
× VCC
VCC
SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCES038F – JULY 1995 – REVISED APRIL 2005
V
CC = 1.8 V
Figure 1. Load Circuit and Voltage Waveforms
8


同様の部品番号 - SN74ALVCH16823DL

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74ALVCH16823DL TI-SN74ALVCH16823DL Datasheet
137Kb / 10P
[Old version datasheet]   18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
More results

同様の説明 - SN74ALVCH16823DL

メーカー部品番号データシート部品情報
logo
Pericom Semiconductor C...
PI74ALVCH16823 PERICOM-PI74ALVCH16823 Datasheet
327Kb / 5P
   18-Bit Bus-Interface Flip-Flop with 3-State Outputs
logo
Texas Instruments
SN74ALVCH16823 TI-SN74ALVCH16823 Datasheet
137Kb / 10P
[Old version datasheet]   18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74BCT29821 TI-SN74BCT29821 Datasheet
70Kb / 5P
[Old version datasheet]   10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823A TI-SN74LVC823A Datasheet
299Kb / 14P
[Old version datasheet]   9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74BCT29823 TI1-SN74BCT29823_11 Datasheet
204Kb / 8P
[Old version datasheet]   9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74BCT29823 TI-SN74BCT29823 Datasheet
73Kb / 5P
[Old version datasheet]   9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821A TI-SN74LVC821A_08 Datasheet
466Kb / 16P
[Old version datasheet]   10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823A TI-SN74LVC823A_08 Datasheet
469Kb / 16P
[Old version datasheet]   9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821A TI1-SN74LVC821A_15 Datasheet
629Kb / 17P
[Old version datasheet]   10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821A TI-SN74LVC821A Datasheet
139Kb / 9P
[Old version datasheet]   10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com