データシートサーチシステム |
|
LM46001PWPT データシート(PDF) 6 Page - Texas Instruments |
|
|
LM46001PWPT データシート(HTML) 6 Page - Texas Instruments |
6 / 52 page LM46001 SNVSA46A – JUNE 2014 – REVISED JULY 2014 www.ti.com Electrical Characteristics (continued) Limits apply over the recommended operating junction temperature (TJ) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: VIN = 24 V, VOUT = 3.3 V, FS = 500 kHz. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT VOLTAGE REFERENCE (FB PIN) TJ = 25 ºC 1.009 1.016 1.023 VFB Feedback voltage TJ = -40 ºC to 85 ºC 0.999 1.016 1.031 V TJ = -40 ºC to 125 ºC 0.999 1.016 1.039 ILKG-FB Input leakage current at FB pin FB = 1.016 V 0.2 65 nA THERMAL SHUTDOWN Shutdown threshold 160 ºC TSD (1) Thermal shutdown Recovery threshold 150 ºC CURRENT LIMIT AND HICCUP IHS-LIMIT Peak inductor current limit 2.07 2.45 2.71 A ILS-LIMIT Valley inductor current limit 0.94 1.1 1.25 A SOFT START (SS/TRK PIN) ISSC Soft-start charge current 1.17 2.2 2.85 µA RSSD Soft-start discharge resistance UVLO, TSD, OCP, or EN = 0 V 16 k Ω POWER GOOD (PGOOD PIN) Power-good flag over voltage tripping VPGOOD-HIGH % of FB voltage 110% 113% threshold Power-good flag under voltage tripping VPGOOD-LOW % of FB voltage 83% 90% threshold VPGOOD-HYS Power-good flag recovery hysteresis % of FB voltage 6% VEN = 3.3 V 40 125 PGOOD pin pull down resistance when RPGOOD Ω power bad VEN = 0 V 60 150 MOSFETS (2) IOUT = 1 A RDS-ON-HS High-side MOSFET ON-resistance 419 m Ω VBIAS = VOUT = 3.3 V IOUT = 1 A RDS-ON-LS Low-side MOSFET ON-resistance 231 m Ω VBIAS = VOUT = 3.3 V (1) Guaranteed by design. Not production tested (2) Measured at package pins 6.6 Timing Requirements Typical values represent the most likely parametric norm at TJ = 25°C. MIN TYP MAX UNIT CURRENT LIMIT AND HICCUP NOC Hiccup wait cycles when LS current limit tripped 32 Cycles TOC Hiccup retry delay time 5.5 ms SOFT START (SS/TRK PIN) TSS Internal soft-start time when SS pin open circuit 4.1 ms POWER GOOD (PGOOD PIN) TPGOOD-RISE Power-good flag rising transition deglitch delay 220 µs TPGOOD-FALL Power-good flag falling transition deglitch delay 220 µs 6 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: LM46001 |
同様の部品番号 - LM46001PWPT |
|
同様の説明 - LM46001PWPT |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |