データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74SSTV16857DGGR データシート(PDF) 5 Page - Texas Instruments

部品番号 SN74SSTV16857DGGR
部品情報  14-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74SSTV16857DGGR データシート(HTML) 5 Page - Texas Instruments

  SN74SSTV16857DGGR Datasheet HTML 1Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 2Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 3Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 4Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 5Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 6Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 7Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 8Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
SN74SSTV16857
14BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES344E – DECEMBER 2000 – REVISED NOVEMBER 2002
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VCC/2
VOLTAGE AND CURRENT WAVEFORMS
INPUTS ACTIVE AND INACTIVE TIMES
NOTES: A. CL includes probe and jig capacitance.
B. ICC tested with clock and data inputs held at VCC or GND, and IO = 0 mA.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 Ω,
input slew rate = 1 V/ns
±20% (unless otherwise noted).
D. The outputs are measured one at a time with one transition per measurement.
E. VTT = VREF = VDDQ/2
F. VIH = VREF + 310 mV (ac voltage levels) for differential inputs. VIH = VCC for LVCMOS input.
G. VIL = VREF – 310 mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.
H. tPLH and tPHL are the same as tpd.
0 V
VCC
LOAD CIRCUIT
50
CL = 30 pF
(see Note A)
Test Point
VTT
From Output
Under Test
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Timing
Input
VICR
VREF
Input
VIL
VIH
VREF
VI(PP)
tPHL
VOH
VOL
Output
VTT
VTT
tPLH
tPHL
VIH
VIL
VOL
VOH
LVCMOS
RESET
Input
Output
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VTT
VCC/2
VI(PP)
VICR
Timing
Input
VICR
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VCC/2
VREF
Input
VREF
tw
VOLTAGE WAVEFORMS
PULSE DURATION
VIH
VIL
LVCMOS
RESET
Input
tact
tinact
10%
90%
ICCH
ICCL
ICC
(see
Note B)
tsu
th
Figure 1. Load Circuit and Voltage Waveforms
Not Recommended for New Designs


同様の部品番号 - SN74SSTV16857DGGR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74SSTV16857DGGR TI-SN74SSTV16857DGGR Datasheet
156Kb / 9P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com