データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD6634BBC データシート(PDF) 1 Page - Analog Devices

部品番号 AD6634BBC
部品情報  80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD6634BBC データシート(HTML) 1 Page - Analog Devices

  AD6634BBC Datasheet HTML 1Page - Analog Devices AD6634BBC Datasheet HTML 2Page - Analog Devices AD6634BBC Datasheet HTML 3Page - Analog Devices AD6634BBC Datasheet HTML 4Page - Analog Devices AD6634BBC Datasheet HTML 5Page - Analog Devices AD6634BBC Datasheet HTML 6Page - Analog Devices AD6634BBC Datasheet HTML 7Page - Analog Devices AD6634BBC Datasheet HTML 8Page - Analog Devices AD6634BBC Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 52 page
background image
REV. 0
a
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002
AD6634
80 MSPS, Dual-Channel WCDMA
Receive Signal Processor (RSP)
FEATURES
80 MSPS Wideband Inputs (14 Linear Bits Plus Three
RSSI)
Processes Two WCDMA Channels (UMTS or CDMA2000
1 ) or Four GSM/EDGE, IS136 Channels
Four Independent Digital Receivers in a Single Package
Dual 16-Bit Parallel Output Ports
Dual 8-Bit Link Ports
Programmable Digital AGC Loops with 96 dB Range
Digital Resampling for Noninteger Decimation Rates
Programmable Decimating FIR Filters
Interpolating Half-Band Filters
Programmable Attenuator Control for Clip Prevention
and External Gain Ranging via Level Indicator
Flexible Control for Multicarrier and Phased Array
3.3 V I/O, 2.5 V CMOS Core
User Configurable Built-In Self-Test (BIST) Capability
JTAG Boundary Scan
FUNCTIONAL BLOCK DIAGRAM
I
N
P
U
T
M
A
T
R
I
X
rCIC2
RESAMPLER
CIC5
RAM
COEFFICIENT
FILTER
CHANNEL 0
NCO
RCF OUTPUTS
CHANNELS 0, 1, 2, 3
PORT B
LINK PORT
OR
PARALLEL
PORT
INA[13:0]
EXPA[2:0]
IENA
LIA-A
LIA-B
INB[13:0]
EXPB[2:0]
LIB-A
LIB-B
IENB
SYNCA
SYNCB
SYNCC
SYNCD
EXTERNAL
SYNC.
CIRCUIT
rCIC2
RESAMPLER
CIC5
RAM
COEFFICIENT
FILTER
CHANNEL 1
NCO
rCIC2
RESAMPLER
CIC5
RAM
COEFFICIENT
FILTER
CHANNEL 2
NCO
rCIC2
RESAMPLER
CIC5
RAM
COEFFICIENT
FILTER
CHANNEL 3
NCO
JTAG
BUILT-IN (BIST)
SELF-TEST CIRCUITRY
MICROPORT OR SERIAL
PORT CONTROL
RCF OUTPUTS
CHANNELS 0, 1, 2, 3
PORT A
LINK PORT
OR
PARALLEL
PORT
OUTPUT
MUX
CIRCUITRY
INTERPOLATING
HALF-BAND FILTER
PLUS
DIGITAL AGC
INTERPOLATING
HALF-BAND FILTER
PLUS
DIGITAL AGC
APPLICATIONS
Multicarrier, Multimode Digital Receivers
GSM, IS136, EDGE, PHS, IS95, UMTS, CDMA2000
Micro and Pico Cell Systems, Software Radios
Wireless Local Loop
Smart Antenna Systems
In Building Wireless Telephony


同様の部品番号 - AD6634BBC

メーカー部品番号データシート部品情報
logo
Analog Devices
AD6634 AD-AD6634_15 Datasheet
931Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor
REV. 0
More results

同様の説明 - AD6634BBC

メーカー部品番号データシート部品情報
logo
Analog Devices
AD6635 AD-AD6635 Datasheet
799Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
REV. 0
AD6634 AD-AD6634_15 Datasheet
931Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor
REV. 0
AD6624 AD-AD6624 Datasheet
509Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
REV. B
AD6635 AD-AD6635_15 Datasheet
805Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor
REV. 0
AD6624A AD-AD6624A Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620 AD-AD6620 Datasheet
354Kb / 43P
   65 MSPS Digital Receive Signal Processor
REV. 0
AD6620 AD-AD6620_15 Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com