TPD12S520

SLVS640F – OCTOBER 2007 – REVISED FEBRUARY 2015

www.ti.com

8.2.2 Detailed Design Procedure

To begin the design process the designer needs to know the 5V_SUPPLY voltage range and the logic level,

LV_SUPPLY, voltage range.

8.2.3 Application Curves

Figure 7. HDMI 1.65Gbps Eye Diagram With TPD12S520 on

Figure 8. HDMI 1.65Gbps Eye Diagram Without TPD12S520

a Test Board

on a Test Board

Figure 9. Test Board to Measure Eye Diagram for the TPD12S520 (Refer to Eye Diagram Plot)

9 Power Supply Recommendations

This device is designed to operate from an input voltage range of between 1.0 V and 5.5 V. This input supply

should be well regulated. If the input supply is more than a few inches from TPD12S520 additional bulk

capacitance may be required in addition to the ceramic bypass capacitors. Otherwise, the device is a passive

ESD protection device and there is no need to power it. Care should be taken to not violate the maximum

voltage specifications to ensure that the device functions properly. The 5V_SUPPLY TVS diode can tolerate up

to 6 V.

10

Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated

Product Folder Links: TPD12S520