 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
CS8952T-IQ データシート(PDF) 7 Page - Cirrus Logic |
|
||||||||||||||||||||||||||||||
CS8952T-IQ データシート(HTML) 7 Page - Cirrus Logic |
|
|
7 / 86 page  DS206TPP2 7 CS8952T CrystalLAN™ 100BASE-X and 10BASE-T Transceiver CIRRUS LOGIC ADVANCED PRODUCT DATABOOK MII Interface Pins COL/PHYAD0 - Collision Detect/PHY Address 0. Input/Tri-State Output, Pin 48. Asserted active-high to indicate a collision on the medium during half-duplex operation. In full-duplex operation, COL is undefined and should be ignored. When configured for 10 Mb/s operation, COL is also used to indicate a Signal Quality Error (SQE) condition. At power-up or at reset, the logic value on this pin is latched into bit 0 of the PHY Address field of the Self Status Register (address 19h). This pin includes a weak internal pull-down (~ 20 K Ω), or the value may be set by an external 4.7 KΩ pull-up or pull-down resistor. NOTE: Silicon revisions A and B included a weak internal pull-up rather than a pull-down. CRS/PHYAD2 - Carrier Sense/PHY Address 2. Input/Tri-State Output, Pin 49. The operation of CRS is controlled by the REPEATER pin as follows: At power-up or at reset, the logic value of this pin is latched into bit 2 of the PHY Address Field of the Self Status Register (address 19h). This pin includes a weak internal pull-down (> 20 K Ω), or the value may be set by an external 4.7 KΩ pull-up or pull-down resistor. MDC - Management Data Clock. Input, Pin 28. Input clock used to transfer serial data on MDIO. The maximum clock rate is 16.67 MHz. This clock may be asynchronous to RX_CLK and TX_CLK. MDIO - Management Data Input/Output. Bi-Directional, Pin 27. Bi-directional signal used to transfer management data between the CS8952T and the Ethernet controller. In order to conform with Annex 22B of the IEEE 802.3u specification, the MII_DRV pin should be pulled high during power-up or reset, and the MDIO pin should have an external 1.5 K Ω pull-up resistor. MII_IRQ - MII Interrupt. Open Drain Output, Pin 26. Asserted low to indicate the status corresponding to one of the unmasked interrupt status bits in the Interrupt Status Register (address 11h) has changed. It will remain low until the ISR is read, clearing all status bits. This open drain pin requires a 4.7 k Ω pull-up resistor. REPEATER pin DUPLEX mode CRS Indicates high don’t care receive activity only low full duplex receive activity only low half duplex receive or transmit activity |
同様の部品番号 - CS8952T-IQ |
|
同様の説明 - CS8952T-IQ |
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
