データシートサーチシステム |
|
LD3985J122R データシート(PDF) 3 Page - STMicroelectronics |
|
LD3985J122R データシート(HTML) 3 Page - STMicroelectronics |
3 / 14 page LD3985 SERIES 3/14 Figure 2: Connection Diagram (top view for SOT and TSOT, top through view for Flip-Chip) Table 4: Pin Description Figure 3: Typical Application Circuit Pin N° SOT23-5L/ TSOT23-5L Pin N° Flip-Chip Symbol Name and Function 14 VI Input Voltage of the LDO 2 2 GND Common Ground 31 VINH Inhibit Input Voltage: ON MODE when VINH ≥ 1.2V, OFF MODE when VINH ≤ 0.4V (Do not leave floating, not internally pulled down/up) 4 5 BYPASS Bypass Pin: Connect an external capacitor (usually 10nF) to minimize noise voltage 53 VO Output Voltage of the LDO TSOT23-5L/SOT23-5L Flip-Chip |
同様の部品番号 - LD3985J122R |
|
同様の説明 - LD3985J122R |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |