データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SL2101 データシート(PDF) 5 Page - Zarlink Semiconductor Inc

部品番号 SL2101
部品情報  Synthesized Broadband Converter with Programmable Power
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ZARLINK [Zarlink Semiconductor Inc]
ホームページ  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

SL2101 データシート(HTML) 5 Page - Zarlink Semiconductor Inc

  SL2101 Datasheet HTML 1Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 2Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 3Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 4Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 5Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 6Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 7Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 8Page - Zarlink Semiconductor Inc SL2101 Datasheet HTML 9Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 27 page
background image
SL2101
Data Sheet
5
Zarlink Semiconductor Inc.
the comparison frequency by the reference divider which is programmable into 1 of 29 ratios as detailed in figure
23. Typical applications for the crystal oscillator are contained in Figure 24 and Figure 25. Figure 25 is used when
driving a second SL2101 as a downconverter.
The output of the phase detector feeds a charge pump and loop amplifier, which when used with an external loop
filter and high voltage transistor, integrates the current pulses into the varactor line voltage, used for controlling the
oscillator.
The programmable divider output Fpd divided by two and the reference divider output Fcomp can be switched to
port P0 by programming the device into test mode. The test modes are described in Figure 26.
The crystal reference frequency can be switched to BUFREF output by bit RE as described in Figure 27. The
BUFREF output is not available on the MLP package.
Programming
The SL2101 is controlled by an I2C data bus and is compatible with both standard and fast mode formats.
Data and Clock are fed in on the SDA and SCL lines respectively as defined by I2C bus format. The device can
either accept data (write mode), or send data (read mode). The LSB of the address byte (R/W) sets the device into
write mode if it is low, and read mode if it is high. Tables 1 and 2 in Figure 28 illustrate the format of the data. The
device can be programmed to respond to several addresses, which enables the use of more than one device in an
I2C bus system. Figure 28, Table 3 shows how the address is selected by applying a voltage to the 'ADD' input.
When the device receives a valid address byte, it pulls the SDA line low during the acknowledge period, and during
following acknowledge periods after further data bytes are received. When the device is programmed into read
mode, the controller accepting the data must pull the SDA line low during all status byte acknowledge periods to
read another status byte. If the controller fails to pull the SDA line low during this period, the device generates an
internal STOP condition, which inhibits further reading.
Write Mode
With reference to Figure 28, Table 1, bytes 2 and 3 contain frequency information bits 214 -20 inclusive.
Byte 4 controls the synthesizer reference divider ratio, see Figure 23 and the charge pump setting, see Figure 29.
Byte 5 controls the test modes, see Figure 26, the buffered crystal reference output select RE, see Figure 27, the
power setting, see Figure 7 and the output port P0.
After reception and acknowledgement of a correct address (byte 1), the first bit of the following byte determines
whether the byte is interpreted as a byte 2 or 4, a logic '0' indicating byte 2, and a logic '1' indicating byte 4. Having
interpreted this byte as either byte 2 or 4 the following data byte will be interpreted as byte 3 or 5 respectively.
Having received two complete data bytes, additional data bytes can be entered, where byte interpretation follows
the same procedure, without re-addressing the device. This procedure continues until a STOP condition is
received. The STOP condition can be generated after any data byte, if however it occurs during a byte
transmission, the previous byte data is retained. To facilitate smooth fine tuning, the frequency data bytes are only
accepted by the device after all 15 bits of frequency data have been received, or after the generation of a STOP
condition.
Read Mode
When the device is in read mode, the status byte read from the device takes the form shown in Figure 28, Table 2.
Bit 1 (POR) is the power-on reset indicator, and this is set to a logic '1' if the Vcc supply to the device has dropped
below 3V (at 25° C), e.g., when the device is initially turned ON. The POR is reset to '0' when the read sequence is
terminated by a STOP command. When POR is set high this indicates that the programmed information may have
been corrupted and the device reset to the power up condition.
Bit 2 (FL) indicates whether the synthesizer is phase locked, a logic '1' is present if the device is locked, and a logic
'0' if the device is unlocked.


同様の部品番号 - SL2101

メーカー部品番号データシート部品情報
logo
Galaxy Semi-Conductor H...
SL210 BILIN-SL210 Datasheet
64Kb / 2P
   SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS
logo
Yangzhou yangjie electr...
SL210 YANGJIE-SL210 Datasheet
150Kb / 2P
   Schottky Rectifier
logo
Galaxy Semi-Conductor H...
SL210 BILIN-SL210 Datasheet
599Kb / 4P
   Schottky Barrier Rectifiers
logo
RFE international
SL210 RFE-SL210 Datasheet
2Mb / 3P
   Surface Mount Schottky Rectifiers
11-04-2022
logo
Sangdest Microelectroni...
SL210A SMC-SL210A Datasheet
172Kb / 6P
   SCHOTTKY RECTIFIER
More results

同様の説明 - SL2101

メーカー部品番号データシート部品情報
logo
ON Semiconductor
NBC12430 ONSEMI-NBC12430_10 Datasheet
249Kb / 20P
   3.3V/5V Programmable PLL Synthesized Clock Generator
October, 2010 ??Rev. 13
NBC12439 ONSEMI-NBC12439_09 Datasheet
257Kb / 21P
   3.3V/5V Programmable PLL Synthesized Clock Generator
January, 2009 ??Rev. 14
NBC12429 ONSEMI-NBC12429_07 Datasheet
353Kb / 21P
   3.3V/5V Programmable PLL Synthesized Clock Generator
February, 2007 -- Rev. 10
NBC12439 ONSEMI-NBC12439_07 Datasheet
348Kb / 20P
   3.3V/5V Programmable PLL Synthesized Clock Generator
February, 2007 -- Rev. 10
NBC12429 ONSEMI-NBC12429 Datasheet
139Kb / 20P
   3.3V/5V Programmable PLL Synthesized Clock Generator
January, 2003 - Rev. 2
NBC12429 ONSEMI-NBC12429_09 Datasheet
278Kb / 22P
   3.3V/5V Programmable PLL Synthesized Clock Generator
January, 2009 ??Rev. 13
NBC12430 ONSEMI-NBC12430_06 Datasheet
238Kb / 20P
   3.3V/5V Programmable PLL Synthesized Clock Generator
November, 2006 ??Rev. 9
logo
Eutech Microelectronics...
EUP3286 EUTECH-EUP3286 Datasheet
95Kb / 1P
   Converter with Programmable Frequency
logo
ON Semiconductor
NBC12439 ONSEMI-NBC12439 Datasheet
143Kb / 20P
   3.3 V/5 V Programmable PLL Synthesized Clock Generator
May, 2003 - Rev. 2
logo
Mini-Circuits
SSG-6001RC MINI-SSG-6001RC Datasheet
609Kb / 10P
   Synthesized Signal Generator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com