データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CD74HC73MT データシート(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
部品番号 CD74HC73MT
部品情報  Dual J-K Flip-Flop with Reset Negative-Edge Trigger
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CD74HC73MT データシート(HTML) 6 Page - Texas Instruments

Back Button CD74HC73MT Datasheet HTML 2Page - Texas Instruments CD74HC73MT Datasheet HTML 3Page - Texas Instruments CD74HC73MT Datasheet HTML 4Page - Texas Instruments CD74HC73MT Datasheet HTML 5Page - Texas Instruments CD74HC73MT Datasheet HTML 6Page - Texas Instruments CD74HC73MT Datasheet HTML 7Page - Texas Instruments CD74HC73MT Datasheet HTML 8Page - Texas Instruments CD74HC73MT Datasheet HTML 9Page - Texas Instruments CD74HC73MT Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
6
Input Capacitance
CI
-
-
-
-
10
-
10
-
10
pF
Power Dissipation Capacitance
(Notes 3, 4)
CPD
-
5
-
28
-
----
pF
HCT TYPES
Propagation Delay,
CP to Q
tPLH, tPHL CL = 50pF
4.5
-
-
38
-
48
-
57
ns
Propagation Delay,
CP to Q
tPLH, tPHL CL = 50pF
4.5
-
-
36
-
45
-
54
ns
Propagation Delay,
R to Q, Q
tPLH, tPHL CL = 50pF
4.5
-
-
34
-
43
-
51
ns
Output Transition Time
tTLH, tTHL CL = 50pF
4.5
-
-
15
-
19
-
22
ns
Input Capacitance
CI
-
-
-
-
10
-
10
-
10
pF
Power Dissipation Capacitance
(Notes 3, 4)
CPD
-
5
-
28
-
----
pF
NOTES:
3. CPD is used to determine the dynamic power consumption, per flip-flop.
4. PD =CPD VCC
2 f
i + Σ CL VCC
2 f
o where fi = input frequency, fo = output frequency, CL = output load capacitance, VCC = supply voltage.
Switching Specifications Input tr, tf = 6ns (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
Test Circuits and Waveforms
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 3. HCT CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
FIGURE 4. HC AND HCU TRANSITION TIMES AND PROPAGA-
TION DELAY TIMES, COMBINATION LOGIC
FIGURE 5. HCT TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC
CLOCK
90%
50%
10%
GND
VCC
trCL
tfCL
50%
50%
tWL
tWH
10%
tWL + tWH =
fCL
I
CLOCK
2.7V
1.3V
0.3V
GND
3V
trCL = 6ns
tfCL = 6ns
1.3V
1.3V
tWL
tWH
0.3V
tWL + tWH =
fCL
I
tPHL
tPLH
tTHL
tTLH
90%
50%
10%
50%
10%
INVERTING
OUTPUT
INPUT
GND
VCC
tr = 6ns
tf = 6ns
90%
tPHL
tPLH
tTHL
tTLH
2.7V
1.3V
0.3V
1.3V
10%
INVERTING
OUTPUT
INPUT
GND
3V
tr = 6ns
tf = 6ns
90%
CD54HC73, CD74HC73, CD74HCT73


同様の部品番号 - CD74HC73MT

メーカー部品番号データシート部品情報
logo
Texas Instruments
CD74HC73MT TI-CD74HC73MT Datasheet
422Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC73MT TI-CD74HC73MT Datasheet
452Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC73MT TI-CD74HC73MT Datasheet
1,007Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
September 2003
CD74HC73MTE4 TI-CD74HC73MTE4 Datasheet
422Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC73MTG4 TI-CD74HC73MTG4 Datasheet
422Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
More results

同様の説明 - CD74HC73MT

メーカー部品番号データシート部品情報
logo
Texas Instruments
CD54HC73 TI-CD54HC73_08 Datasheet
452Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107_08 Datasheet
451Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI1-CD54HC107_16 Datasheet
624Kb / 16P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_07 Datasheet
422Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107 Datasheet
266Kb / 11P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC107 TI-CD74HC107 Datasheet
56Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC73 TI-CD74HC73 Datasheet
57Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_V01 Datasheet
1,007Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
September 2003
CD74HC112 TI-CD74HC112 Datasheet
55Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112_08 Datasheet
643Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com