データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LM1290N データシート(PDF) 5 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 LM1290N
部品情報  Autosync Horizontal Deflection Processor
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM1290N データシート(HTML) 5 Page - National Semiconductor (TI)

  LM1290N Datasheet HTML 1Page - National Semiconductor (TI) LM1290N Datasheet HTML 2Page - National Semiconductor (TI) LM1290N Datasheet HTML 3Page - National Semiconductor (TI) LM1290N Datasheet HTML 4Page - National Semiconductor (TI) LM1290N Datasheet HTML 5Page - National Semiconductor (TI) LM1290N Datasheet HTML 6Page - National Semiconductor (TI) LM1290N Datasheet HTML 7Page - National Semiconductor (TI) LM1290N Datasheet HTML 8Page - National Semiconductor (TI) LM1290N Datasheet HTML 9Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
Pin Descriptions
See
Figure 4 through Figure 10 for input and output sche-
matics.
Pin 1 — f
MIN: A resistor from this pin to ground sets the free
run frequency of the LM1290. The free run frequency should
be set typically as:
f
MIN = 0.85(fMINLOCK)−2kHz
where f
MINLOCK is the minimum lock frequency required for
the application. The resistance required to set this frequency
is approximately:
For example, to find R
MIN for VGA which has fMINLOCK =
31.469 kHz,
f
MIN = 0.85(31.469 kHz)−2kHz = 24749
Rounding to the closest standard 1% resistor gives R
MIN =
21.5 k
Ω.
Pin 2 — H/HV POLARITY: A 0.1 µF capacitor is connected
from this pin to ground for detecting the polarity of H/HV sync
at pin 3. A low logic level at pin 2 indicates active-high H/HV
sync to pin 3, a high level indicates active-low. See
Figure 4
for the output schematic.
Pin 3 — H/HV SYNC: This input pin accepts DC-coupled H
or composite sync of either polarity. For best noise immunity,
a resistor of 2 k
Ω or less should be connected from this pin
to pin 8 (GND) via a short path. See
Figure 5 for the input
schematic.
Pin 4 — DUTY CYCLE: A DC voltage applied to this pin sets
the duty cycle of the H DRIVE output (pin 7), with a range of
approximately 30% to 70%. 2V sets the duty cycle to ap-
proximately 50%. See
Figure 6 for the input schematic.
Pin 5 — X-RAY: This pin is for monitoring CRT anode volt-
age. If the input voltage exceeds an internal threshold, H
DRIVE output (pin 7) is latched high. V
CC has to be reduced
to below approximately 2V to clear the latched condition, i.e.,
power must be turned off. See
Figure 7 for the input sche-
matic.
Pin 6 — FLYBACK: Input pin for phase detector 2. For best
operation, the flyback peak should be at least 5V but not
greater than V
CC. Any pulse width greater than 1.5 µs is ac-
ceptable. See
Figure 8 for the input schematic.
Pin 7 — H DRIVE: This is an open-collector output which
provides the drive pulse for the high power deflection circuit.
The pulse duty cycle is controlled by pin 4. Polarity conven-
tion: Horizontal deflection output transistor is on when H
DRIVE OUT is low. See
Figure 9 for the output schematic.
Pin 8 — GND: System ground. For best jitter performance,
all bypass capacitors should be connected to this pin via
short paths.
Pin 9 — PD2 FILTER: The low-pass filter cap of between
0.01 µF to 1 µF for the output of phase detector 2 is con-
nected from this pin to pin 8 (GND) via a short path. A
smaller value increases the response.
Pin 10 — PHASE: A DC control voltage applied to this pin
sets the phase of the flyback pulse with respect to the center
of H sync. See
Figure 10 for the input schematic.
Pin 11 — FVC FILTER: A 1 µF capacitor is connected from
this pin to pin 8 (GND) via a short path.
Pin 12 — PD1 OUT/VCO IN: Phase detector 1 has a gated
charge pump output which requires an external low-pass fil-
ter. For best jitter performance, the filter should be grounded
to pin 8 (GND) via a short path. If a voltage source is applied
to this pin, the phase detector is disabled and the VCO can
be controlled directly.
Pin 13 — V
REF: This is the decoupling pin for the internal
8.2V reference. It should be decoupled to pin 8 (GND) via a
short path with a cap of at least 470 µF. Do not load this pin.
Pin 14 — V
CC: 12V nominal power supply pin. This pin
should be decoupled to pin 8 (GND) via a short path with a
cap of at least 47 µF.
Input/Output Schematics
DS012917-4
FIGURE 4.
DS012917-5
FIGURE 5.
www.national.com
5


同様の部品番号 - LM1290N

メーカー部品番号データシート部品情報
logo
National Semiconductor ...
LM129 NSC-LM129 Datasheet
165Kb / 10P
   Precision Reference
logo
Linear Technology
LM129 LINER-LM129 Datasheet
179Kb / 4P
   6.9V Precision Voltage Reference
LM129 LINER-LM129 Datasheet
125Kb / 4P
   6.9V Precision Voltage Reference
LM129 LINER-LM129 Datasheet
166Kb / 8P
   6.9V Precision Voltage Reference
logo
National Semiconductor ...
LM1291 NSC-LM1291 Datasheet
205Kb / 12P
   Video PLL System for Continuous-Sync Monitors
More results

同様の説明 - LM1290N

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
TDA4852 PHILIPS-TDA4852 Datasheet
175Kb / 16P
   Horizontal and vertical deflection controller for autosync monitors
December 1992
TDA4855 PHILIPS-TDA4855 Datasheet
317Kb / 44P
   Autosync Deflection Controller ASDC
1996 Jul 18
TDA4858 PHILIPS-TDA4858 Datasheet
260Kb / 44P
   Economy Autosync Deflection Controller (EASDC)
1997 Oct 27
TDA4851 PHILIPS-TDA4851 Datasheet
198Kb / 17P
   Horizontal and vertical deflection controller for VGA/XGA and autosync monitors
November 1992
logo
Unisonic Technologies
PC1031 UTC-PC1031_V01 Datasheet
95Kb / 4P
   TV HORIZONTAL DEFLECTION HORIZONTAL DEFLECTION
logo
NTE Electronics
NTE7133 NTE-NTE7133 Datasheet
46Kb / 7P
   Integrated Circuit Horizontal and Vertical Deflection Controller for VGA/XGA and Autosync Monitors
logo
NXP Semiconductors
TDA4857PS PHILIPS-TDA4857PS Datasheet
235Kb / 56P
   I2C-bus autosync deflection controller for PC monitors
2000 Jan 31
TDA4856 PHILIPS-TDA4856 Datasheet
1Mb / 56P
   I2C-bus autosync deflection controller for PC monitors
1999 Jul 13
TDA4853 PHILIPS-TDA4853 Datasheet
255Kb / 60P
   I2C-bus autosync deflection controllers for PC/TV monitors
1999 Jul 13
logo
Boca Semiconductor Corp...
BU204 BOCA-BU204 Datasheet
122Kb / 3P
   HORIZONTAL DEFLECTION TRANSISTOR
More results


Html Pages

1 2 3 4 5 6 7 8 9


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com