データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LM1292N データシート(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 LM1292N
部品情報  Video PLL System for Continuous-Sync Monitors
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM1292N データシート(HTML) 6 Page - National Semiconductor (TI)

Back Button LM1292N Datasheet HTML 2Page - National Semiconductor (TI) LM1292N Datasheet HTML 3Page - National Semiconductor (TI) LM1292N Datasheet HTML 4Page - National Semiconductor (TI) LM1292N Datasheet HTML 5Page - National Semiconductor (TI) LM1292N Datasheet HTML 6Page - National Semiconductor (TI) LM1292N Datasheet HTML 7Page - National Semiconductor (TI) LM1292N Datasheet HTML 8Page - National Semiconductor (TI) LM1292N Datasheet HTML 9Page - National Semiconductor (TI) LM1292N Datasheet HTML 10Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
Pin Descriptions (Continued)
resistor of 2 k
Ω or less should be connected from the input
side of the coupling cap to pin 21 (GND) via a short path.
See
Figure 8 for the input schematic.
Pin 13 — H DR DUTY CNTL: A DC voltage applied to this
pin sets the duty cycle of the horizontal drive output (pin 19),
with a range of approximately 30%–70%. 2V sets the duty
cycle to 50%. See
Figure 9 for the input schematic.
Pin 14 — H DRIVE EN : A low logic level input enables H
DRIVE OUT (pin 19). See
Figure 10 for the input schematic.
Pin 15 — X-RAY SHUTDOWN: This pin is for monitoring
CRT anode voltage. If the input voltage exceeds an internal
threshold, H DRIVE OUT (pin 19) is latched high and VIDEO
MUTE (pin 4) is latched low. V
CC has to be reduced to below
approximately 2V to clear the latched condition, i.e., power
must be turned off. See
Figure 11 for the input schematic.
Pin 16 — V SYNC OUT: The sync processor outputs
active-low V sync derived from the active sync input (pin 8,
pin 9 or pin 12). Pin 16 stays low in the absence of sync in-
put. See
Figure 4 for the output schematic.
Pin 17 — V CAP: A capacitor is connected from this pin to
ground for detecting the polarity and existence of V sync at
pin 8.
Pin 18 — FLYBACK IN: Input pin for phase detector 2. For
best operation, the flyback peak should be at least 5V but not
greater than V
CC. Any pulse width greater than 1.5 µs is ac-
ceptable. See
Figure 12 for the input schematic.
Pin 19 — H DRIVE OUT: This is an open-collector output
which provides the drive pulse for the high power deflection
circuit. The pulse duty cycle is controlled by pin 13. Polarity
convention: Horizontal deflection output transistor is on
when H DRIVE OUT is low. See
Figure 5 for the output sche-
matic.
Pin 20 — H DRIVE GND: Ground return for H DRIVE OUT.
For best jitter performance, this pin should be kept separate
from the system ground (pin 21); the respective ground
traces should meet at a single point, located as close as pos-
sible to the power supply output.
Pin 21 — GND: System ground. For best jitter performance,
all bypass capacitors should be connected to this pin via
short paths.
Pin 22 — V
REF CAP: This is the decoupling pin for the inter-
nal 8.2V reference. It should be decoupled to pin 26 (RE-
TURN) via a short path with a cap of at least 470 µF.
Pin 23 — PHASE DET 2 CAP: The low-pass filter cap for the
output of phase detector 2 is connected from this pin to pin
26 (RETURN) via a short path.
Pin 24 — H DRIVE PHASE: A DC control voltage applied to
this pin sets the phase of the flyback pulse with respect to
the leading edge of H sync. See
Figure 13 for the input sche-
matic.
Pin 25 — FVC CAP 1: Primary FVC filter pin. C
FVC1 is either
connected from this pin to pin 21 (GND) or pin 26 (RETURN)
via a short path. The voltage at this pin is buffered to pin 27
(FVC OUT).
Pin 26 — RETURN: Ground return for the decoupling ca-
pacitor at pin 22 (V
REF CAP), the filter capacitor at pin 23
(PHASE DET 2 CAP) as well as the loop filter at pin 28 (PD1
OUT/VCO IN). This pin must be isolated from GND and H
DRIVE GND.
Pin
27 — FVC
OUT:
Buffered
output
of
the
Frequency-to-Voltage Converter, which sets the VCO center
frequency through an external resistor to pin 28. Care should
be taken when further loading this pin, since during the ver-
tical interval it presents a high output impedance. Excessive
loading can cause top-of-screen phase recovery problems.
See
Figure 14 for the output schematic.
Pin 28 — PD1 OUT/VCO IN: Phase detector 1 has a gated
charge pump output which requires an external low-pass fil-
ter. For best jitter performance, the filter should be grounded
to pin 26 (RETURN) via a short path. If a voltage source is
applied to this pin, the phase detector is disabled and the
VCO can be controlled directly.
Application Hints
1. PHASE CONTROL FOR GEOMETRY CORRECTION
Pin 24 (H DRIVE PHASE) is designed to control static phase
(picture horizontal position), while pin 23 (PHASE DET 2
CAP) controls dynamic phase for geometry correction. With
the use of both pins 23 and 24, complete control of static and
dynamic phase can be achieved. To accomplish this, the
low-pass filter cap at pin 23 is not connected to pin 26 (RE-
TURN), but is connected instead to a modulating AC voltage
source. The cap then functions both as a low-pass filter (for
phase detector 2) and as an input coupling cap (for the AC
source).
2. PROGRAMMABLE FREQUENCY RAMPING
H frequency transitions from high to low present a special
problem for deflection output stages without current limiting.
If, during such a transition, the output transistor on-time in-
creases excessively before the B+ voltage has decreased to
its final level, then the deflection inductor current ramps too
high and the induced flyback pulse can exceed the break-
down voltage, BV
CEX, of the output transistor. To prevent
this, the rate of change of the VCO frequency must be lim-
ited.
Consider a scanning mode transition at t = 0 from f
1 to f2.
The VCO frequency as a function of time, f
VCO(t), is de-
scribed by the equation,
f
VCO (t) ≈ f1 +(f2 −f1) (1 − exp(−t/τ)),
where
τ = 40x103 xC
FVC1.
The above equation can be used to predict VCO behavior
during frequency transitions, but in practice the value of
C
FVC1 is most easily determined empirically. In general,
large values minimize the chance of exceeding BV
CEX, but
generate long PLL capture times.
3. VIDEO MUTE
Numerous designs require video blanking during scanning
mode transitions. The LM1292 provides an active-low pulse
at pin 4 when triggered by a step change of H sync fre-
quency from f
1 to f2. The pulse width is controlled by the time
constants set up through capacitors C
FVC2 and CFVC1,at
pins 1 and 25 respectively. For C
FVC2 ≥ 3xCFVC1, the pulse
width is approximately:
Many sync sources fail to exhibit a clean step change of H
sync frequency during scanning mode transitions. For this
reason, in most applications a pulse smoothing circuit is
needed at pin 4. Typically a 2.2 µF cap to ground is used in
conjunction with a 100 k
Ω pull-up resistor. See Figure 15.
The resulting pulse has a slow rise time at the trailing edge,
which extends the effective mute duration slightly.
www.national.com
6


同様の部品番号 - LM1292N

メーカー部品番号データシート部品情報
logo
National Semiconductor ...
LM129 NSC-LM129 Datasheet
165Kb / 10P
   Precision Reference
logo
Linear Technology
LM129 LINER-LM129 Datasheet
179Kb / 4P
   6.9V Precision Voltage Reference
LM129 LINER-LM129 Datasheet
125Kb / 4P
   6.9V Precision Voltage Reference
LM129 LINER-LM129 Datasheet
166Kb / 8P
   6.9V Precision Voltage Reference
logo
National Semiconductor ...
LM1290 NSC-LM1290 Datasheet
176Kb / 9P
   Autosync Horizontal Deflection Processor
More results

同様の説明 - LM1292N

メーカー部品番号データシート部品情報
logo
National Semiconductor ...
LM1291 NSC-LM1291 Datasheet
205Kb / 12P
   Video PLL System for Continuous-Sync Monitors
LM1295 NSC-LM1295 Datasheet
253Kb / 11P
   DC Controlled Geometry Correction System for Continuous Sync Monitors
logo
TEMIC Semiconductors
U2203B TEMIC-U2203B Datasheet
106Kb / 7P
   RGB Video Amplifier System for Monitors
logo
NXP Semiconductors
TDA4810 PHILIPS-TDA4810 Datasheet
968Kb / 14P
   SYNC PROCESSOR AND HORIZONTAL DRIVE FOR MONITORS
May 1991
logo
National Semiconductor ...
LM1823 NSC-LM1823 Datasheet
510Kb / 7P
   VIDEO IF AMPLIFIER/PLL DETECTOR SYSTEM
logo
List of Unclassifed Man...
VNM-EDGE2 ETC2-VNM-EDGE2 Datasheet
976Kb / 6P
   Video Quality Monitors
logo
NXP Semiconductors
TDA4820T PHILIPS-TDA4820T Datasheet
63Kb / 10P
   Sync separation circuit for video applications
June 1990
logo
Toshiba Semiconductor
TA1270BF TOSHIBA-TA1270BF Datasheet
1Mb / 38P
   PAL/NTSC VIDEO AND CHROMA SYNC PROCESSING SYSTEM FOR PIP/POP/PAP
TA1270BFG TOSHIBA-TA1270BFG Datasheet
1Mb / 39P
   PAL / NTSC VIDEO CHROMA AND SYNC PROCESSING SYSTEM FOR PIP / POP / PAP
logo
Texas Instruments
LM1881MX TI1-LM1881MX Datasheet
1Mb / 18P
[Old version datasheet]   Video Sync Separator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com