データシートサーチシステム |
|
MC10EP11DG データシート(PDF) 2 Page - ON Semiconductor |
|
MC10EP11DG データシート(HTML) 2 Page - ON Semiconductor |
2 / 12 page MC10EP11, MC100EP11 www.onsemi.com 2 1 2 3 4 5 6 7 8 D VEE VCC Figure 1. 8-Lead Pinout (Top View) and Logic Diagram Q0 D Q1 Q1 Q0 Table 1. PIN DESCRIPTION PIN D*, D** Q0, Q0, Q1, Q1 ECL Data Outputs FUNCTION ECL Data Inputs VCC VEE Negative Supply Positive Supply * Pins will default LOW when left open. ** Pins will default to high when left open. R1 R2 R1 EP (DFN−8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open. Table 2. ATTRIBUTES Characteristics Value Internal Input Pulldown Resistor 75 kW Internal Input Pullup Resistor 37.5 kW ESD Protection Human Body Model Machine Model Charged Device Model > 4 kV > 200 V > 2 kV Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Pb-Free Pkg SOIC−8NB TSSOP−8 DFN−8 Level 1 Level 3 Level 1 Flammability Rating Oxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in Transistor Count 73 Devices Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, see Application Note AND8003/D. |
同様の部品番号 - MC10EP11DG |
|
同様の説明 - MC10EP11DG |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |