データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC100EP196BMNG データシート(PDF) 1 Page - ON Semiconductor

部品番号 MC100EP196BMNG
部品情報  ECL Programmable Delay Chip With FTUNE
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC100EP196BMNG データシート(HTML) 1 Page - ON Semiconductor

  MC100EP196BMNG Datasheet HTML 1Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 2Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 3Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 4Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 5Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 6Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 7Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 8Page - ON Semiconductor MC100EP196BMNG Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 18 page
background image
© Semiconductor Components Industries, LLC, 2014
June, 2014 − Rev. 2
1
Publication Order Number:
MC100EP196B/D
MC100EP196B
3.3 V ECL Programmable
Delay Chip With FTUNE
Descriptions
The MC100EP196B is a Programmable Delay Chip (PDC) designed
primarily for clock deskewing and timing adjustment. It provides variable
delay of a differential NECL/PECL input transition. It has similar
architecture to the EP195 with the added feature of further tunability in
delay using the FTUNE pin. The FTUNE input takes an analog voltage
from VCC to VEE to fine tune the output delay from 0 to 60 ps.
The delay section consists of a programmable matrix of gates and
multiplexers as shown in the logic diagram, Figure 3. The delay
increment of the EP196B has a digitally selectable resolution of about
10 ps and a net range of up to 10.4 ns. The required delay is selected by
the 10 data select inputs D[9:0] values and controlled by the LEN
(Pin 10). A LOW level on LEN allows a transparent LOAD mode of
real time delay values by D[9:0]. A LOW to HIGH transition on LEN
will LOCK and HOLD current values present against any subsequent
changes in D[10:0]. The approximate delay values for varying tap
numbers correlating to D0 (LSB) through D9 (MSB) are shown in
Table 6 and Figure 4.
The IN/IN inputs can accept LVPECL (SE or Diff), or LVDS level
signals. Because the MC100EP196B is designed using a chain of
multiplexers it has a fixed minimum delay of 2.2 ns. An additional pin
D10 is provided for controlling Pins 14 and 15, CASCADE and
CASCADE, also latched by LEN, in cascading multiple PDCs for
increased programmable range. The cascade logic allows full control of
multiple PDCs. Switching devices from all “1” states on D[0:9] with
SETMAX LOW to all “0” states on D[0:9] with SETMAX HIGH will
increase the delay equivalent to “D0”, the minimum increment.
Select input pins D[10:0] may be threshold controlled by
combinations of interconnects between VEF (pin 7) and VCF (pin 8) for
receiving LVCMOS, ECL, or LVTTL level signals. For LVCMOS input
levels, leave VCF and VEF open. For ECL operation, short VCF and VEF
(Pins 7 and 8). For LVTTL level operation, connect a 1.5 V supply
reference to VCF and leave open VEF pin. The 1.5 V reference voltage at
the VCF pin can be accomplished by placing a 2.2 k
W resistor between
VCF and VEE for a 3.3 V power supply.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single−ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB and
VCC via a 0.01
mF capacitor and limit current sourcing or sinking to
0.5 mA. When not used, VBB should be left open.
The 100 Series contains temperature compensation.
Features
Maximum Input Clock Frequency >1.2 GHz Typical
Programmable Range: 0 ns to 10 ns
Delay Range: 2.2 ns to 12.4 ns
10 ps Increments
Linearity ±40 ps max
PECL Mode Operating Range:
VCC = 3.0 V to 3.6 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = −3.0 V to −3.6 V
IN/IN Inputs Accept LVPECL, LVNECL, LVDS Levels
A Logic High on the EN Pin Will Force Q to Logic Low
D[10:0] Can Select Either LVPECL, LVCMOS, or
LVTTL Input Levels
VBB Output Reference Voltage
These are Pb−Free Devices
MARKING
DIAGRAMS*
*For additional marking information, refer to
Application Note AND8002/D.
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 16 of this data sheet.
ORDERING INFORMATION
QFN32
MN SUFFIX
CASE 488AM
32
1
32
1
MC100
EP196B
AWLYYWWG
LQFP−32
FA SUFFIX
CASE 873A
A
= Assembly Location
WL, L
= Wafer Lot
Y, YY
= Year
W, WW = Work Week
G or
G = Pb−Free Package
MC100
EP196B
ALYW
G
G
1
(Note: Microdot may be in either location)


同様の部品番号 - MC100EP196BMNG

メーカー部品番号データシート部品情報
logo
ON Semiconductor
MC100EP196BMNG ONSEMI-MC100EP196BMNG Datasheet
232Kb / 18P
   3.3 V ECL Programmable Delay Chip With FTUNE
April, 2008 ??Rev. 1
More results

同様の説明 - MC100EP196BMNG

メーカー部品番号データシート部品情報
logo
ON Semiconductor
MC100EP196 ONSEMI-MC100EP196 Datasheet
146Kb / 20P
   3.3V ECL Programmable Delay Chip with FTUNE
October, 2004 ??Rev. 10
MC100EP196 ONSEMI-MC100EP196_06 Datasheet
215Kb / 18P
   3.3V ECL Programmable Delay Chip with FTUNE
November, 2006 ??Rev. 12
MC100EP196 ONSEMI-MC100EP196_14 Datasheet
151Kb / 19P
   3.3V ECL Programmable Delay Chip with FTUNE
June, 2014 ??Rev. 16
MC100EP196B ONSEMI-MC100EP196B Datasheet
232Kb / 18P
   3.3 V ECL Programmable Delay Chip With FTUNE
April, 2008 ??Rev. 1
MC10EP195 ONSEMI-MC10EP195_14 Datasheet
156Kb / 19P
   ECL Programmable Delay Chip
June, 2014 ??Rev. 19
MC100EP195B ONSEMI-MC100EP195B_14 Datasheet
147Kb / 17P
   3.3V ECL Programmable Delay Chip
June, 2014 ??Rev. 2
MC10EP195 ONSEMI-MC10EP195_06 Datasheet
220Kb / 20P
   3.3V ECL Programmable Delay Chip
December, 2006 ??Rev. 16
MC10E195 ONSEMI-MC10E195_16 Datasheet
183Kb / 11P
   5V ECL Programmable Delay Chip
July, 2016 ??Rev. 11
MC100EP195B ONSEMI-MC100EP195B Datasheet
189Kb / 17P
   3.3V ECL Programmable Delay Chip
September, 2008 ??Rev. 1
MC100EP195FA ONSEMI-MC100EP195FA Datasheet
127Kb / 20P
   3.3V ECL Programmable Delay Chip
October, 2004 ??Rev. 13
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com