データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CAT24C64WI-G データシート(PDF) 5 Page - ON Semiconductor

部品番号 CAT24C64WI-G
部品情報  64 Kb I2C CMOS Serial EEPROM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT24C64WI-G データシート(HTML) 5 Page - ON Semiconductor

  CAT24C64WI-G Datasheet HTML 1Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 2Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 3Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 4Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 5Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 6Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 7Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 8Page - ON Semiconductor CAT24C64WI-G Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
CAT24C64
www.onsemi.com
5
Figure 4. Acknowledge Timing
18
9
START
SCL FROM
MASTER
BUS RELEASE DELAY (TRANSMITTER)
BUS RELEASE DELAY (RECEIVER)
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
ACK SETUP (
≥ tSU:DAT)
ACK DELAY (
≤ tAA)
Figure 5. Bus Timing
SCL
SDA IN
SDA OUT
tBUF
tSU:STO
tSU:DAT
tR
tAA
tDH
tLOW
tHIGH
tLOW
tSU:STA
tHD:STA
tHD:DAT
tF
WRITE OPERATIONS
Byte Write
To write data to memory, the Master creates a START
condition on the bus and then broadcasts a Slave address
with the R/W bit set to ‘0’. The Master then sends two
address bytes and a data byte and concludes the session by
creating a STOP condition on the bus. The Slave responds
with ACK after every byte sent by the Master (Figure 6). The
STOP starts the internal Write cycle, and while this
operation is in progress (tWR), the SDA output is tri−stated
and the Slave does not acknowledge the Master (Figure 7).
Page Write
The Byte Write operation can be expanded to Page Write,
by sending more than one data byte to the Slave before
issuing the STOP condition (Figure 8). Up to 32 distinct data
bytes can be loaded into the internal Page Write Buffer
starting at the address provided by the Master. The page
address is latched, and as long as the Master keeps sending
data, the internal byte address is incremented up to the end
of page, where it then wraps around (within the page). New
data can therefore replace data loaded earlier. Following the
STOP, data loaded during the Page Write session will be
written to memory in a single internal Write cycle (tWR).
Acknowledge Polling
As soon (and as long) as internal Write is in progress, the
Slave will not acknowledge the Master. This feature enables
the Master to immediately follow−up with a new Read or
Write request, rather than wait for the maximum specified
Write time (tWR) to elapse. Upon receiving a NoACK
response from the Slave, the Master simply repeats the
request until the Slave responds with ACK.
Hardware Write Protection
With the WP pin held HIGH, the entire memory is
protected against Write operations. If the WP pin is left
floating or is grounded, it has no impact on the Write
operation. The state of the WP pin is strobed on the last
falling edge of SCL immediately preceding the 1st data byte
(Figure 9). If the WP pin is HIGH during the strobe interval,
the Slave will not acknowledge the data byte and the Write
request will be rejected.
Delivery State
The CAT24C64 is shipped erased, i.e., all bytes are FFh.


同様の部品番号 - CAT24C64WI-G

メーカー部品番号データシート部品情報
logo
ON Semiconductor
CAT24C64WI-G ONSEMI-CAT24C64WI-G Datasheet
185Kb / 15P
   64 kb I2C CMOS Serial EEPROM
August, 2013 ??Rev. 17
CAT24C64WI-G ONSEMI-CAT24C64WI-G Datasheet
185Kb / 15P
   64 kb I2C CMOS Serial EEPROM
August, 2013 ??Rev. 17
CAT24C64WI-G ONSEMI-CAT24C64WI-G Datasheet
185Kb / 15P
   64 kb I2C CMOS Serial EEPROM
August, 2013 ??Rev. 17
logo
Catalyst Semiconductor
CAT24C64WI-GT2 CATALYST-CAT24C64WI-GT2 Datasheet
552Kb / 18P
   64-Kb I2C CMOS Serial EEPROM
logo
ON Semiconductor
CAT24C64WI-GT2 ONSEMI-CAT24C64WI-GT2 Datasheet
190Kb / 15P
   64 kb I2C CMOS Serial EEPROM
July, 2010 ??Rev. 14
More results

同様の説明 - CAT24C64WI-G

メーカー部品番号データシート部品情報
logo
ON Semiconductor
CAT24C64LI ONSEMI-CAT24C64LI Datasheet
185Kb / 15P
   64 kb I2C CMOS Serial EEPROM
August, 2013 ??Rev. 17
logo
Catalyst Semiconductor
CAT24C64 CATALYST-CAT24C64 Datasheet
552Kb / 18P
   64-Kb I2C CMOS Serial EEPROM
logo
ON Semiconductor
LE2464DXA ONSEMI-LE2464DXA Datasheet
305Kb / 17P
   64 kb I2C CMOS Serial EEPROM
August 2016 - Rev. 1
LE2464RDXA ONSEMI-LE2464RDXA Datasheet
353Kb / 17P
   64 kb I2C CMOS Serial EEPROM
August 2016 - Rev. 1
CAV24C64 ONSEMI-CAV24C64_16 Datasheet
106Kb / 11P
   64-Kb I2C CMOS Serial EEPROM
February, 2016 ??Rev. 2
CAT24C64LI-G ONSEMI-CAT24C64LI-G Datasheet
185Kb / 15P
   64 kb I2C CMOS Serial EEPROM
August, 2013 ??Rev. 17
CAT24C64 ONSEMI-CAT24C64 Datasheet
190Kb / 15P
   64 kb I2C CMOS Serial EEPROM
July, 2010 ??Rev. 14
CAV24C64 ONSEMI-CAV24C64 Datasheet
143Kb / 10P
   64-Kb I2C CMOS Serial EEPROM
March, 2011 ??Rev. 0
N24S64B ONSEMI-N24S64B Datasheet
104Kb / 11P
   64 Kb I2C CMOS Serial EEPROM
August, 2018 ??Rev. 0
CAT24C64 ONSEMI-CAT24C64_18 Datasheet
123Kb / 13P
   64 Kb I2C CMOS Serial EEPROM
April, 2018 ??Rev. 27
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com