データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STK1744-D45I データシート(PDF) 9 Page - List of Unclassifed Manufacturers

部品番号 STK1744-D45I
部品情報  32K x 8 AutoStore nvSRAM with Real-Time Clock
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC - List of Unclassifed Manufacturers

STK1744-D45I データシート(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button STK1744-D45I Datasheet HTML 4Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 5Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 6Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 7Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 8Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 9Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 10Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 11Page - List of Unclassifed Manufacturers STK1744-D45I Datasheet HTML 12Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
STK1744
January 2003
9
Document Control # ML0020 rev 0.0
accessed during this period. It is important that
READ
cycles and not WRITE cycles be used in the
sequence, although it is not necessary that G be
low for the sequence to be valid. After the t
STORE
cycle time has been fulfilled, the SRAM will again be
activated for READ and WRITE operation.
SOFTWARE NONVOLATILE RECALL
A software RECALL cycle is initiated with a
sequence of READ operations in a manner similar
to the software STORE initiation. To initiate the
RECALL
cycle, the following sequence of READ
operations must be performed:
1. Read address
0E38 (hex)
Valid READ
2. Read address
31C7 (hex)
Valid READ
3. Read address
03E0 (hex)
Valid READ
4. Read address
3C1F (hex)
Valid READ
5. Read address
303F (hex)
Valid READ
6. Read address
0C63 (hex)
Initiate RECALL cycle
Internally, RECALL is a two-step procedure. First,
the SRAM data is cleared, and second, the nonvola-
tile information is transferred into the SRAM cells.
After the t
RECALL cycle time the SRAM will once again
be ready for READ and WRITE operations. The
RECALL
operation in no way alters the data in the
Nonvolatile Elements. The nonvolatile data can be
recalled an unlimited number of times. Note that
the RTC registers are not affected by nonvolatile
operations.
AutoStoreTM OPERATION
The STK1744 uses capacitance built into the mod-
ule to perform an automatic STORE on power down.
In order to prevent unnecessary STORE operations,
automatic STOREs will be ignored unless at least
one WRITE operation has taken place since the
most recent STORE or RECALL cycle. Software-
initiated STORE cycles are performed regardless of
whether a WRITE operation has taken place.
POWER-UP RECALL
During power up, or after any low-power condition
(V
CC < VRESET), an internal RECALL request will be
latched. When V
CC once again exceeds VSWITCH, a
RECALL
cycle will automatically be initiated and will
take t
RESTORE to complete.
If the STK1744 is in a WRITE state at the end of
power-up RECALL, the SRAM data will be corrupted.
To help avoid this situation, a 10K Ohm resistor
should be connected either between W and system
V
CC or between E and system VCC.
HARDWARE PROTECT
The STK1744 offers hardware protection against
inadvertent STORE and SRAM WRITE operation dur-
ing low-voltage conditions. When V
CC < VSWITCH, all
software STORE operations and SRAM WRITEs are
inhibited.
LOW AVERAGE ACTIVE POWER
The STK1744 draws significantly less current when
it is cycled at times longer than 50ns. Figure 2
shows the relationship between I
CC and READ cycle
time. Worst-case current consumption is shown for
both CMOS and TTL input levels (commercial tem-
perature range, V
CC = 5.5V, 100% duty cycle on chip
enable). Figure 3 shows the same relationship for
WRITE
cycles. If the chip enable duty cycle is less
than 100%, only standby current is drawn when the
chip is disabled. The overall average current drawn
by the STK1744 depends on the following items:
1) CMOS vs. TTL input levels; 2) the duty cycle of
chip enable; 3) the overall cycle rate for accesses;
4) the ratio of READs to WRITEs; 5) the operating
temperature; 6) the V
CC level; and 7) I/O loading.


同様の部品番号 - STK1744-D45I

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
STK1743 ETC-STK1743 Datasheet
253Kb / 10P
   NV TIME 8K X 8 AUTOSTORE NVSRAM WITH REAL - TIME CLOCK
STK1743-D25 ETC-STK1743-D25 Datasheet
253Kb / 10P
   NV TIME 8K X 8 AUTOSTORE NVSRAM WITH REAL - TIME CLOCK
STK1743-D25I ETC-STK1743-D25I Datasheet
253Kb / 10P
   NV TIME 8K X 8 AUTOSTORE NVSRAM WITH REAL - TIME CLOCK
STK1743-D35 ETC-STK1743-D35 Datasheet
253Kb / 10P
   NV TIME 8K X 8 AUTOSTORE NVSRAM WITH REAL - TIME CLOCK
STK1743-D35I ETC-STK1743-D35I Datasheet
253Kb / 10P
   NV TIME 8K X 8 AUTOSTORE NVSRAM WITH REAL - TIME CLOCK
More results

同様の説明 - STK1744-D45I

メーカー部品番号データシート部品情報
logo
Cypress Semiconductor
STK17T88 CYPRESS-STK17T88 Datasheet
603Kb / 22P
   32K x 8 AutoStore nvSRAM with Real Time Clock
logo
Simtek Corporation
STK17T88 SIMTEK-STK17T88_08 Datasheet
535Kb / 29P
   32K x 8 AutoStore nvSRAM with Real-Time Clock
logo
Cypress Semiconductor
STK17TA8 CYPRESS-STK17TA8 Datasheet
787Kb / 23P
   128k X 8 AutoStore nvSRAM with Real Time Clock
logo
List of Unclassifed Man...
STK17T88 ETC-STK17T88 Datasheet
284Kb / 25P
   nvTime Event Data Recorder 32K x 8 AutoStore nvSRAM With Real-Time Clock
STK1743 ETC-STK1743 Datasheet
253Kb / 10P
   NV TIME 8K X 8 AUTOSTORE NVSRAM WITH REAL - TIME CLOCK
logo
Simtek Corporation
STK17TA8 SIMTEK-STK17TA8 Datasheet
685Kb / 28P
   128Kx8 Autostore nvSRAM With Real-Time Clock
logo
Cypress Semiconductor
CY14B256KA CYPRESS-CY14B256KA Datasheet
755Kb / 26P
   256 Kbit (32K x 8) nvSRAM with Real Time Clock
logo
Simtek Corporation
STK17TA8 SIMTEK-STK17TA8_08 Datasheet
647Kb / 29P
   128Kx8 Autostore nvSRAM With Real-Time Clock
logo
Cypress Semiconductor
CY14B256K CYPRESS-CY14B256K Datasheet
1Mb / 23P
   256-Kbit (32K x 8) nvSRAM with Real-Time-Clock
CY14B256K CYPRESS-CY14B256K_09 Datasheet
796Kb / 28P
   256 Kbit (32K x 8) nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com