データシートサーチシステム |
|
CS2000CP-CZZ データシート(PDF) 11 Page - Cirrus Logic |
|
CS2000CP-CZZ データシート(HTML) 11 Page - Cirrus Logic |
11 / 37 page CS2000-CP DS761F3 11 CONTROL PORT SWITCHING CHARACTERISTICS - SPI FORMAT Inputs: Logic 0 = GND; Logic 1 = VD; CL =20pF. Notes: 14. tspi is only needed before first falling edge of CS after power is applied. tspi = 0 at all other times. 15. Data must be held for sufficient time to bridge the transition time of CCLK. 16. For fcclk < 1 MHz. Parameter Symbol Min Max Unit CCLK Clock Frequency fccllk -6 MHz CCLK Edge to CS Falling (Note 14)tspi 500 - ns CS High Time Between Transmissions tcsh 1.0 - µs CS Falling to CCLK Edge tcss 20 - ns CCLK Low Time tscl 66 - ns CCLK High Time tsch 66 - ns CDIN to CCLK Rising Setup Time tdsu 40 - ns CCLK Rising to DATA Hold Time (Note 15)tdh 15 - ns Rise Time of CCLK and CDIN (Note 16)tr2 - 100 ns Fall Time of CCLK and CDIN (Note 16)tf2 - 100 ns Delay from Supply Voltage Stable to Control Port Ready tdpor 100 - µs tr2 t f2 t dsu tdh tsch tscl CS CCLK CDIN tcss tcsh tspi tdpor VD Figure 6. Control Port Timing - SPI Format (Write Only) |
同様の部品番号 - CS2000CP-CZZ |
|
同様の説明 - CS2000CP-CZZ |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |