データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD4003BRMZ-RL7 データシート(PDF) 1 Page - Analog Devices

部品番号 AD4003BRMZ-RL7
部品情報  18-Bit, 2 MSPS Precision SAR Differential ADC
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD4003BRMZ-RL7 データシート(HTML) 1 Page - Analog Devices

  AD4003BRMZ-RL7 Datasheet HTML 1Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 2Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 3Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 4Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 5Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 6Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 7Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 8Page - Analog Devices AD4003BRMZ-RL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 34 page
background image
18-Bit, 2 MSPS
Precision SAR Differential ADC
Data Sheet
AD4003
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
FEATURES
Throughput: 2 MSPS maximum
INL: ±1.0 LSB (±3.8 ppm) maximum
Guaranteed 18-bit no missing codes
Low power
9.5 mW at 2 MSPS (VDD only)
80 µW at 10 kSPS, 16 mW at 2 MSPS (total)
SNR: 100.5 dB typical at 1 kHz, 99 dB typical at 100 kHz
THD: −123 dB typical at 1 kHz, −100 dB typical at 100 kHz
Ease of use features reduce system power and complexity
Input overvoltage clamp circuit
Reduced nonlinear input charge kickback
High-Z mode
Long acquisition phase
Input span compression
Fast conversion time allows low SPI clock rates
SPI-programmable modes, read/write capability, status word
Differential analog input range: ±VREF
0 V to VREF with VREF between 2.4 V to 5.1 V
Single 1.8 V supply operation with 1.71 V to 5.5 V logic interface
SAR architecture: no latency/pipeline delay
Guaranteed operation: −40°C to 125°C
Serial interface SPI-/QSPI-/MICROWIRE-/DSP-compatible
Ability to daisy-chain multiple ADCs and busy indicator
10-lead package: 3 mm × 3 mm LFCSP and 3 mm × 4.90 mm
MSOP
APPLICATIONS
Automatic test equipment
Machine automation
Medical equipment
Battery-powered equipment
Precision data acquisition systems
GENERAL DESCRIPTION
The AD4003 is a low noise, low power, high speed, 18-bit, 2 MSPS
precision successive approximation register (SAR) analog-to-
digital converter (ADC). It incorporates ease of use features that
lower the signal chain power, reduce signal chain complexity, and
enable higher channel density. The high-Z mode, coupled with a
long acquisition phase, eliminates the need for a dedicated high
power, high speed ADC driver, thus broadening the range of low
power precision amplifiers that can drive this ADC directly, while
still achieving optimum performance. The input span compression
feature enables the ADC driver amplifier and the ADC to operate
off common supply rails without the need for a negative supply
while preserving the full ADC code range. The low serial
peripheral interface (SPI) clock rate requirement reduces the
digital input/output power consumption, broadens processor
options, and simplifies the task of sending data across digital
isolation.
Operating from a 1.8 V supply, the AD4003 has a ±VREF fully differ-
ential input range with VREF ranging from 2.4 V to 5.1 V. The AD4003
consumes only 16 mW at 2 MSPS with a minimum of 75 MHz
SCK rate in turbo mode and achieves ±1.0 LSB (±3.8 ppm) INL
maximum, guaranteed no missing codes at 18 bits with 100.5 dB
typical SNR. The reference voltage is applied externally and can
be set independently of the supply voltage.
The SPI-compatible versatile serial interface features seven different
modes including the ability, using the SDI input, to daisy-chain
several ADCs on a single 3-wire bus and provides an optional busy
indicator. The AD4003 is compatible with 1.8 V, 2.5 V, 3 V, and
5 V logic, using the separate VIO supply.
The AD4003 is available in a 10-lead MSOP or a 10-lead LFCSP
with operation specified from −40°C to +125°C. The device is
pin compatible with the 16-bit, 2 MSPS AD4000.
FUNCTIONAL BLOCK DIAGRAM
GND
IN+
IN–
SDI
SCK
SDO
CNV
AD4003
18-BIT
SAR ADC
SERIAL
INTERFACE
VIO
REF
VDD
VREF
0
VREF
0
VREF/2
VREF/2
HIGH-Z
MODE
CLAMP
SPAN
COMPRESSION
TURBO
MODE
STATUS
BITS
2.5V TO 5V
1.8V
10µF
1.8V TO 5V
3-WIRE OR 4-WIRE
SPI INTERFACE
(DAISY CHAIN, CS)
Figure 1.


同様の部品番号 - AD4003BRMZ-RL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD4003BRMZ-RL7 AD-AD4003BRMZ-RL7 Datasheet
1Mb / 38P
   Precision, Differential SAR ADCs
More results

同様の説明 - AD4003BRMZ-RL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD4001 AD-AD4001 Datasheet
926Kb / 34P
   16-Bit, 2 MSPS, Precision SAR, Differential ADC
AD7641 AD-AD7641_15 Datasheet
673Kb / 28P
   18-Bit, 2 MSPS SAR ADC
REV. 0
AD7641 AD-AD7641_17 Datasheet
542Kb / 29P
   18-Bit, 2 MSPS SAR ADC
logo
Texas Instruments
ADS9110 TI1-ADS9110 Datasheet
1Mb / 62P
[Old version datasheet]   18-Bit, 2-MSPS, 15-mW, SAR ADC
logo
Analog Devices
AD4030-24 AD-AD4030-24 Datasheet
2Mb / 48P
   24-Bit, 2 MSPS, SAR ADC
Rev. 0
AD4020 AD-AD4020 Datasheet
789Kb / 37P
   Precision SAR, Differential ADC
AD4000 AD-AD4000 Datasheet
1Mb / 33P
   16-Bit, 2 MSPS Precision Pseudo Differential ADC
AD7266 AD-AD7266 Datasheet
752Kb / 17P
   Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrG
AD7356 AD-AD7356 Datasheet
191Kb / 18P
   Differential Input, Dual, 5 MSPS, 12-Bit, SAR ADC
Rev. PrC
AD7960 AD-AD7960 Datasheet
814Kb / 24P
   18-Bit, 5 MSPS PulSAR Differential ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com