データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD4003BCPZ-RL7 データシート(PDF) 6 Page - Analog Devices

部品番号 AD4003BCPZ-RL7
部品情報  18-Bit, 2 MSPS Precision SAR Differential ADC
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD4003BCPZ-RL7 データシート(HTML) 6 Page - Analog Devices

Back Button AD4003BCPZ-RL7 Datasheet HTML 2Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 3Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 4Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 5Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 6Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 7Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 8Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 9Page - Analog Devices AD4003BCPZ-RL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 34 page
background image
Data Sheet
AD4003
Rev. 0 | Page 5 of 33
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
VIO Only
2 MSPS, high-Z mode disabled
1.0
mW
Energy per Conversion
8
nJ/sample
TEMPERATURE RANGE
Specified Performance
TMIN to TMAX
−40
+125
°C
1
The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2 MSPS.
2
A throughput rate of 2 MSPS can only be achieved with turbo mode enabled and a minimum SCK rate of 75 MHz. Refer to Table 4 for the maximum achievable
throughput for different modes of operation.
3
Transient response is the time required for the ADC to acquire a full-scale input step to ±1 LSB accuracy.
4
The minimum and maximum values are guaranteed by characterization, not production tested.
5
See the 1/f noise plot in Figure 18.
TIMING SPECIFICATIONS
VDD = 1.71 V to 1.89 V; VIO = 1.71 V to 5.5 V; VREF = 5 V; all specifications TMIN to TMAX, high-Z mode disabled, span compression
disabled, and turbo mode enabled (fS = 2 MSPS), unless otherwise noted.1
Table 2. Digital Interface Timing
Parameter
Symbol
Min
Typ
Max
Unit
Conversion Time—CNV Rising Edge to Data Available
tCONV
290
320
ns
Acquisition Phase2
tACQ
290
ns
Time Between Conversions
tCYC
500
ns
CNV Pulse Width (CS Mode)3
tCNVH
10
ns
SCK Period (CS Mode)4
tSCK
VIO > 2.7 V
9.8
ns
VIO > 1.7 V
12.3
ns
SCK Period (Daisy-Chain Mode)5
tSCK
VIO >2.7 V
20
ns
VIO > 1.7 V
25
ns
SCK Low Time
tSCKL
3
ns
SCK High Time
tSCKH
3
ns
SCK Falling Edge to Data Remains Valid Delay
tHSDO
1.5
ns
SCK Falling Edge to Data Valid Delay
tDSDO
VIO >2.7 V
7.5
ns
VIO >1.7 V
10.5
ns
CNV or SDI Low to SDO D17 MSB Valid Delay (CS Mode)
tEN
VIO >2.7 V
10
ns
VIO >1.7 V
13
ns
CNV Rising Edge to First SCK Rising Edge Delay
tQUIET1
190
ns
Last SCK Falling Edge to CNV Rising Edge Delay6
tQUIET2
60
ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
tDIS
20
ns
SDI Valid Setup Time from CNV Rising Edge
tSSDICNV
2
ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
tHSDICNV
2
ns
SCK Valid Hold Time from CNV Rising Edge (Daisy-Chain Mode)
tHSCKCNV
12
ns
SDI Valid Setup Time from SCK Rising Edge (Daisy-Chain Mode)
tSSDISCK
2
ns
SDI Valid Hold Time from SCK Rising Edge (Daisy-Chain Mode)
tHSDISCK
2
ns
1
See Figure 2 for the timing voltage levels.
2
The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2 MSPS.
3
For turbo mode, tCNVH must match the tQUIET1 minimum.
4
A throughput rate of 2 MSPS can only be achieved with turbo mode enabled and a minimum SCK rate of 75 MHz.
5
A 50% duty cycle is assumed for SCK.
6
See Figure 22 for SINAD vs. tQUIET2.


同様の部品番号 - AD4003BCPZ-RL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD4003BCPZ-RL7 AD-AD4003BCPZ-RL7 Datasheet
1Mb / 38P
   Precision, Differential SAR ADCs
More results

同様の説明 - AD4003BCPZ-RL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD4001 AD-AD4001 Datasheet
926Kb / 34P
   16-Bit, 2 MSPS, Precision SAR, Differential ADC
AD7641 AD-AD7641_15 Datasheet
673Kb / 28P
   18-Bit, 2 MSPS SAR ADC
REV. 0
AD7641 AD-AD7641_17 Datasheet
542Kb / 29P
   18-Bit, 2 MSPS SAR ADC
logo
Texas Instruments
ADS9110 TI1-ADS9110 Datasheet
1Mb / 62P
[Old version datasheet]   18-Bit, 2-MSPS, 15-mW, SAR ADC
logo
Analog Devices
AD4030-24 AD-AD4030-24 Datasheet
2Mb / 48P
   24-Bit, 2 MSPS, SAR ADC
Rev. 0
AD4020 AD-AD4020 Datasheet
789Kb / 37P
   Precision SAR, Differential ADC
AD4000 AD-AD4000 Datasheet
1Mb / 33P
   16-Bit, 2 MSPS Precision Pseudo Differential ADC
AD7266 AD-AD7266 Datasheet
752Kb / 17P
   Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrG
AD7356 AD-AD7356 Datasheet
191Kb / 18P
   Differential Input, Dual, 5 MSPS, 12-Bit, SAR ADC
Rev. PrC
AD7960 AD-AD7960 Datasheet
814Kb / 24P
   18-Bit, 5 MSPS PulSAR Differential ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com