データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7265BCP データシート(PDF) 4 Page - Analog Devices

部品番号 AD7265BCP
部品情報  Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7265BCP データシート(HTML) 4 Page - Analog Devices

  AD7265BCP Datasheet HTML 1Page - Analog Devices AD7265BCP Datasheet HTML 2Page - Analog Devices AD7265BCP Datasheet HTML 3Page - Analog Devices AD7265BCP Datasheet HTML 4Page - Analog Devices AD7265BCP Datasheet HTML 5Page - Analog Devices AD7265BCP Datasheet HTML 6Page - Analog Devices AD7265BCP Datasheet HTML 7Page - Analog Devices AD7265BCP Datasheet HTML 8Page - Analog Devices AD7265BCP Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AD7265
Preliminary Technical Data
Parameter
Specification
Unit
Test Conditions/Comments
LOGIC OUTPUTS
Output High Voltage, VOH
VDRIVE – 0.2
V min
Output Low Voltage, VOL
0.4
V max
Floating State Leakage Current
±1
µA max
Floating State Output Capacitance3
10
pF max
Output Coding
Straight (Natural) Binary
SGL/DIFF = 1 with 0 V to VREF range selected
Twos Complement
SGL/DIFF = 0; SGL/DIFF = 1 with 0 V to 2 × VREF range
CONVERSION RATE
Conversion Time
14
SCLK Cycles
TBD ns with SCLK = 16 MHz
Track/Hold Acquisition Time3
100
ns max
Throughput Rate
TBD
MSPS max
POWER REQUIREMENTS
VDD
2.7/5.25
V min/V max
VDRIVE
2.7/5.25
V min/V max
IDD6
Digital I/Ps = 0 V or VDRIVE
Normal Mode (Static)
TBD
mA max
Operational, fs = 1 MSPS
3.3
mA max
VDD = 5 V
2.3
mA max
VDD = 3 V
Partial Power-Down Mode
TBD
mA max
fs = 200 kSPS
Partial Power-Down Mode
TBD
µA max
Static
Full Power-Down Mode
TBD
µA max
Power Dissipation6
Normal Mode (Operational)
16.5
mW max
VDD = 5 V
Partial Power-Down (Static)
TBD
mW max
Full Power-Down (Static)
TBD
mW max
NOTES
1 Temperature ranges as follows: -40°C to +125°C
2 See
section.
Terminology
3 Sample tested during initial release to ensure compliance.
4 Relates to Pins DCAPA or DCAPB.
5 See Reference section for DCAPA, DCAPB output impedances.
6 See Power Versus Throughput Rate section.
TIMING SPECIFICATIONS
Table 2. AVDD = DVDD = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, TA = TMAX to TMIN, unless otherwise noted
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK
10
kHz min
20
MHz max
tCONVERT
14 × tSCLK
ns max
tSCLK = 1/fSCLK
700
ns max
fSCLK = 20 MHz,
tQUIET
35
ns max
Minimum time between end of serial read and next falling edge of CS
t2
10
ns min
CS to SCLK setup time
t3
TBD
ns max
Delay from CS until DOUTA and DOUTB are three-state disabled
t4
TBD
ns max
Data access time after SCLK falling edge.
t5
0.4tSCLK
ns min
SCLK low pulse width
t6
0.4tSCLK
ns min
SCLK high pulse width
t7
TBD
ns min
SCLK to data valid hold time
t8
25
ns max
CS rising edge to DOUTA, DOUTB, high impedance
t9
TBD
ns min
SCLK falling edge to DOUTA, DOUTB, high impedance
TBD
ns max
SCLK falling edge to DOUTA, DOUTB, high impedance
Rev. PrA | Page 4 of 16


同様の部品番号 - AD7265BCP

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7265BCP AD-AD7265BCP Datasheet
690Kb / 28P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265BCPZ AD-AD7265BCPZ Datasheet
690Kb / 28P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265BCPZ AD-AD7265BCPZ Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
AD7265BCPZ-REEL AD-AD7265BCPZ-REEL Datasheet
690Kb / 28P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265BCPZ-REEL7 AD-AD7265BCPZ-REEL7 Datasheet
690Kb / 28P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
More results

同様の説明 - AD7265BCP

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7266 AD-AD7266 Datasheet
752Kb / 17P
   Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrG
AD7265 AD-AD7265_15 Datasheet
812Kb / 29P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265BCPZ AD-AD7265BCPZ Datasheet
690Kb / 28P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265 AD-AD7265_17 Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
AD7356 AD-AD7356 Datasheet
191Kb / 18P
   Differential Input, Dual, 5 MSPS, 12-Bit, SAR ADC
Rev. PrC
AD7352 AD-AD7352_17 Datasheet
515Kb / 21P
   Differential Input, Dual, Simultaneous ampling, 3 MSPS, 12-Bit, SAR ADC
AD7352 AD-AD7352 Datasheet
518Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. 0
AD7352 AD-AD7352_15 Datasheet
623Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. A
AD7266BSUZ AD-AD7266BSUZ Datasheet
644Kb / 28P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
REV. B
AD7266 AD-AD7266_15 Datasheet
889Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com