データシートサーチシステム |
|
TPD2S703QDGSRQ1 データシート(PDF) 7 Page - Texas Instruments |
|
|
TPD2S703QDGSRQ1 データシート(HTML) 7 Page - Texas Instruments |
7 / 34 page 7 TPD2S703-Q1 www.ti.com SLLSEU8 – MARCH 2017 Product Folder Links: TPD2S703-Q1 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated Electrical Characteristics (continued) over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IVD_LEAK_3.6V Leakage current on VD± during normal operation VD± Standard mode 0 or mode 1. Set VD± = 3.6 V. D± = floating. Measure current flowing into VD± 2.5 4 µA VOVP_3.3V Input overvoltage threshold for VREF = 3.3 V VD± Standard mode 1. RTOP = 140 kΩ ± 1%, RBOT = 24.9 k Ω ± 1%. Connect D± to 40-Ω load. Measure the value at which FLTZ is asserted 3.61 4.14 4.67 V VOVP_0.66V Input overvoltage threshold for VREF = 0.66 V VD± Standard mode 1. RTOP = 47.5 kΩ ± 1%, RBOT = 150 k Ω ± 1%. Connect D± to 40-Ω load. Measure the value at which FLTZ is asserted 0.72 0.83 0.94 V SHORT-TO-BATTERY VDATA_STB Data line hotplug short-to- battery tolerance V± Charge battery-equivalent capacitor to test voltage then discharge to pin under test through a 1 meter, 18-ga wire. (See Figure 23 application information for more details) 18 V VCLAMP_STB_DP/M_3V3 Data line system side clamping voltage during STB D± Test both D+ and D– FETs. Test D+ and D– independently. Short VD+ and VD– to 18 V via hotplug to a battery-equivalent capacitor with a 1 meter, 18-ga wire. VREF = 3.3 V, VPWR = 5 V. Test in standard mode 0 and mode 1 5.5 6 V VCLAMP_STB_DP/M_0V6 Data line system side clamping voltage during STB D± Test both D+ and D– FETs. Short VD+ and VD– to 18 V via hotplug to a battery-equivalent capacitor with a 1 meter, 18-ga wire. VREF = 0.63 V, VPWR = 5 V. Test in standard mode 0 and mode 1 3.2 3.5 V DATA LINE SWITCHES – VD+ to D+ or VD– to D– RON On resistance Mode 0 or 1. Set VPWR = 5 V; VREF = 3.3 V; EN = 0 V; Measure resistance between D+ and VD+ or D– and VD–, voltage between 0 and 0.4 V 4 6.5 Ω RON(Flat) On resistance flatness Mode 0 or 1. Set VPWR = 5 V; VREF = 3.3 V; EN = 0 V; Measure resistance between D+ and VD+ or D– and VD–, sweep voltage between 0 and 0.4 V. Take difference of resistance at 0.4- V and 0-V VD± bias 1 Ω BWON On bandwidth (–3-dB) Mode 0 or 1. Set VPWR = 5 V; VREF = 3.3 V; EN = 0 V; Measure S21 bandwidth from D+ to VD+ or D– to VD– with voltage swing = 400 mVpp, Vcm = 0.2 V 960 MHz |
同様の部品番号 - TPD2S703QDGSRQ1 |
|
同様の説明 - TPD2S703QDGSRQ1 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |