データシートサーチシステム |
|
GS8673EQ36BGK-725S データシート(PDF) 6 Page - GSI Technology |
|
GS8673EQ36BGK-725S データシート(HTML) 6 Page - GSI Technology |
6 / 25 page GS8673EQ18/36BK-725S/625S/550S Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.03 6/2014 6/25 © 2012, GSI Technology Power-Up and Reset Requirements For reliability purposes, power supplies must power up simultaneously, or in the following sequence: VSS, VDD, VDDQ, VREF and inputs. Power supplies must power down simultaneously, or in the reverse sequence. After power supplies power up, the following start-up sequence must be followed. Step 1 (Recommended, but not required): Assert RST High for at least 1ms. While RST is asserted high: • Read and Write operations are ignored. Note: If possible, RST should be asserted High before input clocks (begin toggling, and remain asserted High until input clocks are stable and toggling within specification, in order to prevent unstable, out-of-spec input clocks from causing trouble in the SRAM. Step 2: Begin toggling input clocks. After input clocks begin toggling, but not necessarily within specification: • CQ, CQ begin toggling, but not necessarily within specification. Step 3: Wait until input clocks are stable and toggling within specification. Step 4: De-assert RST Low (if asserted High). Step 5: Wait at least 160K (163,840) cycles for driver and ODT impedances to calibrate. After the impedances have calibrated: • CQ, CQ begin toggling within specification. Step 6: Begin initiating Read and Write operations. Reset Usage Although not generally recommended, RST may be asserted High at any time after completion of the initial power-up sequence described above, to reset the SRAM control logic to its initial power-on state. However, whenever RST is subsequently de-asserted Low (as in Step 4 in the power up sequence), at least 160K NOP cycles must be initiated (as in Step 5 in the power-up sequence) before Read and Write operations are initiated. Note: Memory array content may be perturbed/corrupted when RST is asserted High. |
同様の部品番号 - GS8673EQ36BGK-725S |
|
同様の説明 - GS8673EQ36BGK-725S |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |