データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS81302D37AGD-400 データシート(PDF) 1 Page - GSI Technology

部品番号 GS81302D37AGD-400
部品情報  JEDEC-standard pinout and package
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302D37AGD-400 データシート(HTML) 1 Page - GSI Technology

  GS81302D37AGD-400 Datasheet HTML 1Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 2Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 3Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 4Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 5Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 6Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 7Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 8Page - GSI Technology GS81302D37AGD-400 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 25 page
background image
Preliminary
GS81302D19/37AGD-450/400/375/333
144Mb SigmaQuad-II+TM
Burst of 4 SRAM
450 MHz–333 MHz
1.8 V VDD
1.8 V and 1.5 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.00a 5/2017
1/25
© 2017, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• 2.0 clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• RoHS-compliant 165-bump, 15 mm x 17 mm, 1 mm bump
pitch BGA package
SigmaQuad™ Family Overview
The GS81302D19/37AGD are built in compliance with the
SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302D19/37AGD SigmaQuad SRAMs are
just one element in a family of low power, low voltage HSTL
I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS81302D19/37AGD SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore the address
field of a SigmaQuad-II+ B4 RAM is always two address pins
less than the advertised index depth (e.g., the 16M x 8 has a
4M addressable index).
Parameter Synopsis
-450
-400
-375
-333
tKHKH
2.2 ns
2.5 ns
2.66 ns
3.0 ns
tKHQV
0.45 ns
0.45 ns
0.45 ns
0.45 ns


同様の部品番号 - GS81302D37AGD-400

メーカー部品番号データシート部品情報
logo
GSI Technology
GS81302D37AGD-450I GSI-GS81302D37AGD-450I Datasheet
434Kb / 25P
   JEDEC-standard pinout and package
More results

同様の説明 - GS81302D37AGD-400

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8342DT38BD-550 GSI-GS8342DT38BD-550 Datasheet
524Kb / 30P
   JEDEC-standard pinout and package
GS8342QT37BD-300I GSI-GS8342QT37BD-300I Datasheet
503Kb / 29P
   JEDEC-standard pinout and package
GS8662Q37BD-333I GSI-GS8662Q37BD-333I Datasheet
502Kb / 28P
   JEDEC-standard pinout and package
GS8662QT19BGD-357 GSI-GS8662QT19BGD-357 Datasheet
501Kb / 28P
   JEDEC-standard pinout and package
GS81302DT10GE-350 GSI-GS81302DT10GE-350 Datasheet
513Kb / 30P
   JEDEC-standard pinout and package
GS82582D37GE-400I GSI-GS82582D37GE-400I Datasheet
443Kb / 26P
   JEDEC-standard pinout and package
GS81302DT10E-350I GSI-GS81302DT10E-350I Datasheet
513Kb / 30P
   JEDEC-standard pinout and package
GS81302DT37AGD-450 GSI-GS81302DT37AGD-450 Datasheet
436Kb / 25P
   JEDEC-standard pinout and package
GS81302Q10GE-250I GSI-GS81302Q10GE-250I Datasheet
487Kb / 28P
   JEDEC-standard pinout and package
GS82582Q37GE-333I GSI-GS82582Q37GE-333I Datasheet
436Kb / 25P
   JEDEC-standard pinout and package
GS8182D19BGD-333I GSI-GS8182D19BGD-333I Datasheet
554Kb / 27P
   JEDEC-standard pinout and package
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com