データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS8672Q38BE-500 データシート(PDF) 6 Page - GSI Technology

部品番号 GS8672Q38BE-500
部品情報  On-Chip ECC with virtually zero SER
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8672Q38BE-500 データシート(HTML) 6 Page - GSI Technology

Back Button GS8672Q38BE-500 Datasheet HTML 2Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 3Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 4Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 5Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 6Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 7Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 8Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 9Page - GSI Technology GS8672Q38BE-500 Datasheet HTML 10Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
GS8672Q20/38BE-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01c 8/2017
6/28
© 2011, GSI Technology
Power-Up Sequence for SigmaQuad-II+ ECCRAMs
SigmaQuad-II+ ECCRAMs must be powered-up in a specific sequence in order to avoid undefined operations.
1. After power supplies power-up and clocks (K, K) are stablized, 163,840 cycles are required to set Output Driver
Impedance.
2. Thereafter, an additional 65,536 clock cycles are required to lock the DLL after it has been enabled.
3. Begin Read and Write operations.
For more information, read AN1021 SigmaQuad and SigmaDDR Power-Up.
On-Chip Error Correction
SigmaQuad-II ECCRAMs implement a single-bit error detection and correction algorithm (specifically, a Hamming Code) on each
DDR data word (comprising two 9-bit data bytes) transmitted on each 9-bit data bus (i.e., transmitted on D/Q[8:0], D/Q[17:9], D/
Q[26:18], or D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to
the user).
The ECC algorithm neither corrects nor detects multi-bit errors. However, GSI ECCRAMs are architected in such a way that a
single SER event very rarely causes a multi-bit error across any given "transmitted data unit", where a "transmitted data unit"
represents the data transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-
bit errors results in the SER mentioned previously (i.e., <0.002 FITs/Mb measured at sea level).
Not only does the on-chip ECC significantly improve SER performance, but it also frees up the entire memory array for data
storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one "error bit" per eight "data bits", in any 9-bit
"data byte") for error detection (either simple parity error detection, or system-level ECC error detection and correction). Such
error-bit allocation is unnecessary with ECCRAMs —the entire memory array can be utilized for data storage, effectively
providing 12.5% greater storage capacity compared to SRAMs of the same density not equipped with on-chip ECC.


同様の部品番号 - GS8672Q38BE-500

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8672Q38BE-500 GSI-GS8672Q38BE-500 Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
GS8672Q38BE-500I GSI-GS8672Q38BE-500I Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
More results

同様の説明 - GS8672Q38BE-500

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8673ED36BK-625I GSI-GS8673ED36BK-625I Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8673EQ18BK-625 GSI-GS8673EQ18BK-625 Datasheet
451Kb / 31P
   On-Chip ECC with virtually zero SER
GS8672Q38BE-450I GSI-GS8672Q38BE-450I Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
GS8673ED18BGK-625 GSI-GS8673ED18BGK-625 Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8673ED36BK-550 GSI-GS8673ED36BK-550 Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8672D37BGE-375 GSI-GS8672D37BGE-375 Datasheet
483Kb / 28P
   On-Chip ECC with virtually zero SER
GS8672D20BGE-633 GSI-GS8672D20BGE-633 Datasheet
483Kb / 30P
   On-Chip ECC with virtually zero SER
GS8672Q19BGE-300 GSI-GS8672Q19BGE-300 Datasheet
475Kb / 27P
   On-Chip ECC with virtually zero SER
GS8673ED36BK-675I GSI-GS8673ED36BK-675I Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8673EQ36BGK-675 GSI-GS8673EQ36BGK-675 Datasheet
451Kb / 31P
   On-Chip ECC with virtually zero SER
GS8672D20BE-450I GSI-GS8672D20BE-450I Datasheet
483Kb / 30P
   On-Chip ECC with virtually zero SER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com