データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS8672D38BGE-400 データシート(PDF) 7 Page - GSI Technology

部品番号 GS8672D38BGE-400
部品情報  72Mb SigmaQuad-IITM72Mb SigmaQuad-IITM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8672D38BGE-400 データシート(HTML) 7 Page - GSI Technology

Back Button GS8672D38BGE-400 Datasheet HTML 3Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 4Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 5Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 6Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 7Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 8Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 9Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 10Page - GSI Technology GS8672D38BGE-400 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
GS8672D20/38BE-633/550/500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03c 8/2017
7/30
© 2011, GSI Technology
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4-beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Note: If “Half Write” operations (i.e., write operations in which a BWn pin is asserted for only half of a DDR write data transfer
on the associated 9-bit data bus, causing only 9 bits of the 18-bit DDR data word to be written) are initiated, the on-chip ECC will
be disabled for as long as the SRAM remains powered up thereafter. This must be done because ECC is implemented across entire
18-bit data words, rather than across individual 9-bit data bytes.
Byte Write Truth Table
The truth table below applies to write operations to Address "m", where Address "m" is the 18-bit memory location comprising the
2 beats of DDR write data associated with each BWn pin in a given clock cycle.
BWn
Input Data Byte n
Operation
Result
K
(Beat 1)
K
(Beat 2)
K
(Beat 1)
K
(Beat 2)
0
0
D0
D1
Full Write
D0 and D1 written to Address m
0
1
D0
X
Half Write
Only D0 written to Address m
1
0
X
D1
Half Write
Only D1 written to Address m
1
1
X
X
Abort
Address m unchanged
Notes:
1. BW0 is associated with Input Data Byte D[8:0].
2. BW1 is associated with Input Data Byte D[17:9].
3. BW2 is associated with Input Data Byte D[26:18] (in x36 only).
4. BW3 is associated with Input Data Byte D[35:27] (in x36 only).
5. ECC is disabled if a “Half Write” operation is initiated.
6. Although these devices execute Burst of 4 (i.e., 4-beat) write operations, for the purposes of this table they should be viewed as a pair of
Burst of 2 (i.e., 2-beat) write operations. As such, valid/allowable Burst of 4 write operations only comprise (any combination of) Burst of 2
Full Write and/or Abort Write operations, as defined above.


同様の部品番号 - GS8672D38BGE-400

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8672D38BGE-400I GSI-GS8672D38BGE-400I Datasheet
483Kb / 30P
   JEDEC-standard package
More results

同様の説明 - GS8672D38BGE-400

メーカー部品番号データシート部品情報
logo
GSI Technology
GS8662D38BD-550 GSI-GS8662D38BD-550 Datasheet
556Kb / 33P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662Q10BGD-300I GSI-GS8662Q10BGD-300I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662DT10BGD-333I GSI-GS8662DT10BGD-333I Datasheet
505Kb / 28P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662DT37BD-300I GSI-GS8662DT37BD-300I Datasheet
505Kb / 28P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662DT37BGD-333I GSI-GS8662DT37BGD-333I Datasheet
505Kb / 28P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662DT38BD-500I GSI-GS8662DT38BD-500I Datasheet
556Kb / 33P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662Q10BD-250 GSI-GS8662Q10BD-250 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS8662D10BD-400I GSI-GS8662D10BD-400I Datasheet
506Kb / 29P
   72Mb SigmaQuad-IITM 72Mb SigmaQuad-IITM
GS81302DT19GE-450 GSI-GS81302DT19GE-450 Datasheet
513Kb / 30P
   144Mb SigmaQuad-IITM 144Mb SigmaQuad-IITM
GS81302D37E-333I GSI-GS81302D37E-333I Datasheet
517Kb / 31P
   144Mb SigmaQuad-IITM 144Mb SigmaQuad-IITM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com