データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

GS82582D19GE-333 データシート(PDF) 5 Page - GSI Technology

部品番号 GS82582D19GE-333
部品情報  288Mb SigmaQuad-IITM Burst of 4 SRAM
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  GSI [GSI Technology]
ホームページ  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS82582D19GE-333 データシート(HTML) 5 Page - GSI Technology

  GS82582D19GE-333 Datasheet HTML 1Page - GSI Technology GS82582D19GE-333 Datasheet HTML 2Page - GSI Technology GS82582D19GE-333 Datasheet HTML 3Page - GSI Technology GS82582D19GE-333 Datasheet HTML 4Page - GSI Technology GS82582D19GE-333 Datasheet HTML 5Page - GSI Technology GS82582D19GE-333 Datasheet HTML 6Page - GSI Technology GS82582D19GE-333 Datasheet HTML 7Page - GSI Technology GS82582D19GE-333 Datasheet HTML 8Page - GSI Technology GS82582D19GE-333 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 26 page
background image
GS82582D19/37GE-450/400/375/333
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2016
5/26
© 2012, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
SigmaQuad-II+ B4 SRAM DDR Read
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R high causes chip disable. A Low on
the Read Enable pin, R, begins a read cycle. R is always ignored if the previous command loaded was a read command. Clocking
in a High on the Read Enable pin, R, begins a read port deselect cycle.
SRAM DDR Write
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R High causes chip disable. A Low on
the Write Enable pin, W, and a High on the Read Enable pin, R, begins a write cycle. W is always ignored if the previous command
was a write command. Data is clocked in by the next rising edge of K, the rising edge of K after that, the next rising edge of K, and
finally by the next rising edge of K.
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4-beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Beat 3
0
0
Data In
Data In
Beat 4
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Written
Unchanged
Unchanged
Written
Written
Written
Unchanged
Written
Beat 1
Beat 2
Beat 3
Beat 4


同様の部品番号 - GS82582D19GE-333

メーカー部品番号データシート部品情報
logo
GSI Technology
GS82582D19GE-375 GSI-GS82582D19GE-375 Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D19GE-375I GSI-GS82582D19GE-375I Datasheet
443Kb / 26P
   JEDEC-standard pinout and package
More results

同様の説明 - GS82582D19GE-333

メーカー部品番号データシート部品情報
logo
GSI Technology
GS82582DT19GE-450 GSI-GS82582DT19GE-450 Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D19GE-375 GSI-GS82582D19GE-375 Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582DT37GE-450I GSI-GS82582DT37GE-450I Datasheet
328Kb / 27P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582DT19GE-450I GSI-GS82582DT19GE-450I Datasheet
328Kb / 27P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D37GE-333 GSI-GS82582D37GE-333 Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D19GE-450 GSI-GS82582D19GE-450 Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D19GE-450I GSI-GS82582D19GE-450I Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582D37GE-400 GSI-GS82582D37GE-400 Datasheet
443Kb / 26P
   288Mb SigmaQuad-IITM Burst of 4 SRAM
GS82582Q19GE-400 GSI-GS82582Q19GE-400 Datasheet
436Kb / 25P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582Q37GE-300 GSI-GS82582Q37GE-300 Datasheet
436Kb / 25P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com