データシートサーチシステム
Selected language   Japanese  ▼

Delete All
ON OFF
ALLDATASHEET.JP

X  

Preview PDF Download HTML

MSP34X1G データシート(PDF) 6 Page - Micronas

部品番号. MSP34X1G
部品情報  Multistandard Sound Processor Family with Virtual Dolby Surround
ダウンロード  104 Pages
Scroll/Zoom Zoom In 100% Zoom Out
メーカー  MICRONAS [Micronas]
ホームページ  http://www.micronas.com
Logo 

MSP34X1G Datasheet(HTML) 6 Page - Micronas

Zoom Inzoom in Zoom Outzoom out
 6 / 104 page
background image
MSP 34x1G
PRELIMINARY DATA SHEET
6
Micronas
Multistandard Sound Processor Family with Virtual
Dolby Surround
Release Note: Revision bars indicate significant
changes to the previous edition.The hardware and
software description in this document is valid for
the MSP 34x1G version B8 and following versions.
1. Introduction
The MSP 34x1G family of single-chip Multistandard
Sound Processors covers the sound processing of all
analog TV-Standards worldwide, as well as the NICAM
digital sound standards. The full TV sound processing,
starting with analog sound IF signal-in, down to pro-
cessed analog AF-out, is performed on a single chip.
Figure 1–1 shows a simplified functional block diagram
of the MSP 34x1G.
The MSP 34x1G has all functions of the MSP 34x0G
with the addition of a virtual surround sound feature.
Surround sound can be reproduced to a certain extent
with two loudspeakers. The MSP 34x1G includes the
Micronas virtualizer algorithm “3D-PANORAMA” which
has been approved by the Dolby1) Laboratories for
compliance with the "Virtual Dolby Surround" technol-
ogy. In addition, the MSP 34x1G includes the “PAN-
ORAMA” algorithm.
These TV sound processing ICs include versions for
processing the multichannel television sound (MTS)
signal conforming to the standard recommended by
the Broadcast Television Systems Committee (BTSC).
The DBX noise reduction, or alternatively, Micronas
Noise Reduction (MNR) is performed alignment free.
Other processed standards are the Japanese FM-FM
multiplex standard (EIA-J) and the FM Stereo Radio
standard.
Current ICs have to perform adjustment procedures in
order to achieve good stereo separation for BTSC and
EIA-J. The MSP 34x1G has optimum stereo perfor-
mance without any adjustments.
All MSP 34xxG versions are pin compatible to the
MSP 34xxD. Only minor modifications are necessary
to adapt a MSP 34xxD controlling software to the
MSP 34xxG. The MSP 34x1G further simplifies con-
trolling software. Standard selection requires a single
I2C transmission only.
The MSP 34x1G has built-in automatic functions: The
IC is able to detect the actual sound standard automat-
ically (Automatic Standard Detection). Furthermore,
pilot levels and identification signals can be evaluated
internally with subsequent switching between mono/
stereo/bilingual; no I2C interaction is necessary (Auto-
matic Sound Selection).
The ICs are produced in submicron CMOS technology.
The MSP 34x1G is available in the following packages:
PLCC68 (not intended for new designs), PSDIP64,
PSDIP52, PQFP80, and PLQFP64.
Fig. 1–1: Simplified functional block diagram of the MSP 34x1G
Loud-
SCART1
SCART2
SCART1
SCART2
SCART4
SCART3
MONO
De-
modulator
Headphone
Headphone
I2S
Sound
Processing
speaker
Sound
Processing
DAC
DAC
ADC
Loud-
DAC
DAC
ADC
Subwoofer
SCART
DSP
Input
Select
Pre-
processing
SCART
Output
Select
Prescale
Prescale
I2S1
I2S2
Sound IF1
Sound IF2
speaker


Html ページ

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



関連電子部品番号

部品番号コンポーネントの説明Html Viewメーカー
IDT821034QUAD PCM CODEC WITH PROGRAMMABLE GAIN 1 2 3 4 5 MoreIntegrated Device Technology
SN74SSTE3288228-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver 1 2 3 4 5 MoreTexas Instruments
SN74SSTU32864C25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS 1 2 3 4 5 MoreTexas Instruments
Z86K1500ZEMKEYBOARD FAMILY ICEBOX IN-CIRCUIT EMULATOR 1 2 3 Zilog, Inc.
AD81974:1 HDMI/DVI Switch with Equalization 1 2 3 4 5 MoreAnalog Devices
DSEP2X91-06AHiPerFRED Epitaxial Diode with soft recovery 1 2 IXYS Corporation
NCS2552750 MHz Voltage Feedback Op Amp with Fast Enable Feature 1 2 3 4 5 MoreON Semiconductor
Z86L7103ZEMICEBOX FAMILY IN-CIRCUIT EMULATOR-L71 1 2 3 4 5 MoreZilog, Inc.
ADA4412-3Integrated Triple Video Filter with Selectable Cutoff Frequencies for RGB HD/SD 1 2 3 4 5 MoreAnalog Devices
IS41C16128128K x 16 2-MBIT DYNAMIC RAM WITH EDO PAGE MODE 1 2 3 4 5 MoreIntegrated Silicon Solution, Inc

リンク URL



Privacy Policy
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   ブックマーク
   |   リンク交換   |   メーカーリスト
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn