データシートサーチシステム |
|
TC94A04AFD データシート(PDF) 9 Page - Toshiba Semiconductor |
|
TC94A04AFD データシート(HTML) 9 Page - Toshiba Semiconductor |
9 / 42 page TC94A04AF/AFD 2001-11-15 9 2.1.2 Setting RAM (sequential) The RAMs are set by command data using the IFDI signal. The first byte is a command, which differs for each RAM. The next two bytes contain the start address for the RAM written. The length of the data field following the RAM address bytes is 2 × n bytes. The address is automatically incremented by 1. During program running, 1 word of data is written at a time in internal RAM synchronizing with a SYNC signal. Therefore, when performing continuously two or more write to word, unless it applies more than 1/fs [sec] per 1 word and it sets up, taking in of data is not performed correctly. At the time of program STOP, it is written in asynchronous. CS A11 A10 A13 A12 A15 A14 IFDI IFCK A9 A8 C3 C2 C5 C4 C7 C6 C1 C0 A3 A2 A5 A4 A7 A6 A1 A0 D11 D10 D13 D12 D15 D14 D9 D8 D1 D0 Don’t care Don’t care Cn: COMMAND An: ADDRESS Dn: Data |
同様の部品番号 - TC94A04AFD |
|
同様の説明 - TC94A04AFD |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |